prio/Paper/Paper.thy
author urbanc
Fri, 10 Feb 2012 11:30:47 +0000
changeset 290 6a6d0bd16035
parent 287 440382eb6427
child 291 5ef9f6ebe827
permissions -rwxr-xr-x
more on paper
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
     1
(*<*)
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
     2
theory Paper
272
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
     3
imports CpsG ExtGG (* "~~/src/HOL/Library/LaTeXsugar" *) LaTeXsugar
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
     4
begin
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
     5
ML {*
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
     6
  open Printer;
272
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
     7
  show_question_marks_default := false;
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
     8
  *}
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
     9
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    10
notation (latex output)
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    11
  Cons ("_::_" [78,77] 73) and
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    12
  vt ("valid'_state") and
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    13
  runing ("running") and
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
    14
  birthtime ("last'_set") and
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    15
  If  ("(\<^raw:\textrm{>if\<^raw:}> (_)/ \<^raw:\textrm{>then\<^raw:}> (_)/ \<^raw:\textrm{>else\<^raw:}> (_))" 10) and
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
    16
  Prc ("'(_, _')") and
287
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
    17
  holding ("holds") and
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
    18
  waiting ("waits") and
290
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
    19
  Th ("T") and
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
    20
  Cs ("C") and
287
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
    21
  readys ("ready") and
290
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
    22
  depend ("RAG") and 
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
    23
  preced ("prec") and
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
    24
  cpreced ("cprec") and
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    25
  DUMMY  ("\<^raw:\mbox{$\_\!\_$}>")
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    26
(*>*)
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    27
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    28
section {* Introduction *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    29
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    30
text {*
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    31
  Many real-time systems need to support threads involving priorities and
267
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
    32
  locking of resources. Locking of resources ensures mutual exclusion
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    33
  when accessing shared data or devices that cannot be
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    34
  preempted. Priorities allow scheduling of threads that need to
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    35
  finish their work within deadlines.  Unfortunately, both features
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    36
  can interact in subtle ways leading to a problem, called
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    37
  \emph{Priority Inversion}. Suppose three threads having priorities
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    38
  $H$(igh), $M$(edium) and $L$(ow). We would expect that the thread
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    39
  $H$ blocks any other thread with lower priority and itself cannot
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    40
  be blocked by any thread with lower priority. Alas, in a naive
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    41
  implementation of resource looking and priorities this property can
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    42
  be violated. Even worse, $H$ can be delayed indefinitely by
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    43
  threads with lower priorities. For this let $L$ be in the
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    44
  possession of a lock for a resource that also $H$ needs. $H$ must
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    45
  therefore wait for $L$ to exit the critical section and release this
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    46
  lock. The problem is that $L$ might in turn be blocked by any
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    47
  thread with priority $M$, and so $H$ sits there potentially waiting
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    48
  indefinitely. Since $H$ is blocked by threads with lower
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    49
  priorities, the problem is called Priority Inversion. It was first
277
541bfdf1fa36 slight tuning
urbanc
parents: 276
diff changeset
    50
  described in \cite{Lampson80} in the context of the
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    51
  Mesa programming language designed for concurrent programming.
265
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
    52
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
    53
  If the problem of Priority Inversion is ignored, real-time systems
267
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
    54
  can become unpredictable and resulting bugs can be hard to diagnose.
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
    55
  The classic example where this happened is the software that
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    56
  controlled the Mars Pathfinder mission in 1997 \cite{Reeves98}.
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    57
  Once the spacecraft landed, the software shut down at irregular
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    58
  intervals leading to loss of project time as normal operation of the
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    59
  craft could only resume the next day (the mission and data already
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    60
  collected were fortunately not lost, because of a clever system
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    61
  design).  The reason for the shutdowns was that the scheduling
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    62
  software fell victim of Priority Inversion: a low priority thread
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    63
  locking a resource prevented a high priority thread from running in
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    64
  time leading to a system reset. Once the problem was found, it was
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    65
  rectified by enabling the \emph{Priority Inheritance Protocol} (PIP)
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    66
  \cite{Sha90}\footnote{Sha et al.~call it the \emph{Basic Priority
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
    67
  Inheritance Protocol} \cite{Sha90} and others sometimes also call it
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
    68
  \emph{Priority Boosting}.} in the scheduling software.
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    69
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    70
  The idea behind PIP is to let the thread $L$ temporarily inherit
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
    71
  the high priority from $H$ until $L$ leaves the critical section
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    72
  unlocking the resource. This solves the problem of $H$ having to
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    73
  wait indefinitely, because $L$ cannot be blocked by threads having
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    74
  priority $M$. While a few other solutions exist for the Priority
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    75
  Inversion problem, PIP is one that is widely deployed and
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    76
  implemented. This includes VxWorks (a proprietary real-time OS used
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    77
  in the Mars Pathfinder mission, in Boeing's 787 Dreamliner, Honda's
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    78
  ASIMO robot, etc.), but also the POSIX 1003.1c Standard realised for
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    79
  example in libraries for FreeBSD, Solaris and Linux.
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    80
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    81
  One advantage of PIP is that increasing the priority of a thread
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    82
  can be dynamically calculated by the scheduler. This is in contrast
277
541bfdf1fa36 slight tuning
urbanc
parents: 276
diff changeset
    83
  to, for example, \emph{Priority Ceiling} \cite{Sha90}, another
541bfdf1fa36 slight tuning
urbanc
parents: 276
diff changeset
    84
  solution to the Priority Inversion problem, which requires static
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    85
  analysis of the program in order to prevent Priority
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    86
  Inversion. However, there has also been strong criticism against
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    87
  PIP. For instance, PIP cannot prevent deadlocks when lock
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    88
  dependencies are circular, and also blocking times can be
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    89
  substantial (more than just the duration of a critical section).
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    90
  Though, most criticism against PIP centres around unreliable
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    91
  implementations and PIP being too complicated and too inefficient.
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    92
  For example, Yodaiken writes in \cite{Yodaiken02}:
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    93
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    94
  \begin{quote}
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    95
  \it{}``Priority inheritance is neither efficient nor reliable. Implementations
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    96
  are either incomplete (and unreliable) or surprisingly complex and intrusive.''
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    97
  \end{quote}
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
    98
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    99
  \noindent
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   100
  He suggests to avoid PIP altogether by not allowing critical
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   101
  sections to be preempted. Unfortunately, this solution does not
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   102
  help in real-time systems with low latency \emph{requirements}.
278
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
   103
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   104
  In our opinion, there is clearly a need for investigating correct
278
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
   105
  algorithms for PIP. A few specifications for PIP exist (in English)
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
   106
  and also a few high-level descriptions of implementations (e.g.~in
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
   107
  the textbook \cite[Section 5.6.5]{Vahalia96}), but they help little
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
   108
  with actual implementations. That this is a problem in practise is
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   109
  proved by an email from Baker, who wrote on 13 July 2009 on the Linux
278
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
   110
  Kernel mailing list:
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   111
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   112
  \begin{quote}
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   113
  \it{}``I observed in the kernel code (to my disgust), the Linux PIP
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   114
  implementation is a nightmare: extremely heavy weight, involving
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   115
  maintenance of a full wait-for graph, and requiring updates for a
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   116
  range of events, including priority changes and interruptions of
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   117
  wait operations.''
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   118
  \end{quote}
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   119
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   120
  \noindent
277
541bfdf1fa36 slight tuning
urbanc
parents: 276
diff changeset
   121
  The criticism by Yodaiken, Baker and others suggests to us to look
541bfdf1fa36 slight tuning
urbanc
parents: 276
diff changeset
   122
  again at PIP from a more abstract level (but still concrete enough
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   123
  to inform an implementation), and makes PIP an ideal candidate for a
277
541bfdf1fa36 slight tuning
urbanc
parents: 276
diff changeset
   124
  formal verification. One reason, of course, is that the original
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   125
  presentation of PIP~\cite{Sha90}, despite being informally
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   126
  ``proved'' correct, is actually \emph{flawed}. 
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   127
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   128
  Yodaiken \cite{Yodaiken02} points to a subtlety that had been
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   129
  overlooked in the informal proof by Sha et al. They specify in
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   130
  \cite{Sha90} that after the thread (whose priority has been raised)
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   131
  completes its critical section and releases the lock, it ``returns
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   132
  to its original priority level.'' This leads them to believe that an
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   133
  implementation of PIP is ``rather straightforward''~\cite{Sha90}.
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   134
  Unfortunately, as Yodaiken points out, this behaviour is too
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   135
  simplistic.  Consider the case where the low priority thread $L$
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   136
  locks \emph{two} resources, and two high-priority threads $H$ and
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   137
  $H'$ each wait for one of them.  If $L$ then releases one resource
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   138
  so that $H$, say, can proceed, then we still have Priority Inversion
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   139
  with $H'$ (which waits for the other resource). The correct
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   140
  behaviour for $L$ is to revert to the highest remaining priority of
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   141
  the threads that it blocks. The advantage of formalising the
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   142
  correctness of a high-level specification of PIP in a theorem prover
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   143
  is that such issues clearly show up and cannot be overlooked as in
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   144
  informal reasoning (since we have to analyse all possible behaviours
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   145
  of threads, i.e.~\emph{traces}, that could possibly happen).
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   146
279
7911439863b0 slight polishing
urbanc
parents: 278
diff changeset
   147
  There have been earlier formal investigations into PIP, but ...\cite{Faria08}
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   148
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   149
  vt (valid trace) was introduced earlier, cite
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   150
  
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   151
  distributed PIP
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   152
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   153
  Paulson's method has not been used outside security field, except
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   154
  work by Zhang et al.
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   155
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   156
  no clue about multi-processor case according to \cite{Steinberg10} 
280
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   157
*}
278
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
   158
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   159
section {* Formal Model of the Priority Inheritance Protocol *}
267
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
   160
280
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   161
text {*
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   162
  The Priority Inheritance Protocol, short PIP, is a scheduling
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   163
  algorithm for a single-processor system.\footnote{We shall come back
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   164
  later to the case of PIP on multi-processor systems.} Our model of
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   165
  PIP is based on Paulson's inductive approach to protocol
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   166
  verification \cite{Paulson98}, where the \emph{state} of a system is
287
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   167
  given by a list of events that happened so far.  \emph{Events} in PIP fall
290
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   168
  into five categories defined as the datatype:
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   169
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   170
  \begin{isabelle}\ \ \ \ \ %%%
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   171
  \mbox{\begin{tabular}{r@ {\hspace{2mm}}c@ {\hspace{2mm}}l@ {\hspace{7mm}}l}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   172
  \isacommand{datatype} event 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   173
  & @{text "="} & @{term "Create thread priority"}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   174
  & @{text "|"} & @{term "Exit thread"} \\
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   175
  & @{text "|"} & @{term "Set thread priority"} & {\rm reset of the priority for} @{text thread}\\
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   176
  & @{text "|"} & @{term "P thread cs"} & {\rm request of resource} @{text "cs"} {\rm by} @{text "thread"}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   177
  & @{text "|"} & @{term "V thread cs"} & {\rm release of resource} @{text "cs"} {\rm by} @{text "thread"}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   178
  \end{tabular}}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   179
  \end{isabelle}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   180
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   181
  \noindent
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   182
  whereby threads, priorities and (critical) resources are represented
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   183
  as natural numbers. The event @{term Set} models the situation that
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   184
  a thread obtains a new priority given by the programmer or
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   185
  user (for example via the {\tt nice} utility under UNIX).  As in Paulson's work, we
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   186
  need to define functions that allow one to make some observations
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   187
  about states.  One, called @{term threads}, calculates the set of
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   188
  ``live'' threads that we have seen so far in a state:
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   189
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   190
  \begin{isabelle}\ \ \ \ \ %%%
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   191
  \mbox{\begin{tabular}{lcl}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   192
  @{thm (lhs) threads.simps(1)} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   193
    @{thm (rhs) threads.simps(1)}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   194
  @{thm (lhs) threads.simps(2)[where thread="th"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   195
    @{thm (rhs) threads.simps(2)[where thread="th"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   196
  @{thm (lhs) threads.simps(3)[where thread="th"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   197
    @{thm (rhs) threads.simps(3)[where thread="th"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   198
  @{term "threads (DUMMY#s)"} & @{text "\<equiv>"} & @{term "threads s"}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   199
  \end{tabular}}
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   200
  \end{isabelle}
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   201
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   202
  \noindent
290
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   203
  Another function calculates the priority for a thread @{text "th"}, which is 
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   204
  defined as
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   205
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   206
  \begin{isabelle}\ \ \ \ \ %%%
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   207
  \mbox{\begin{tabular}{lcl}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   208
  @{thm (lhs) original_priority.simps(1)[where thread="th"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   209
    @{thm (rhs) original_priority.simps(1)[where thread="th"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   210
  @{thm (lhs) original_priority.simps(2)[where thread="th" and thread'="th'"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   211
    @{thm (rhs) original_priority.simps(2)[where thread="th" and thread'="th'"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   212
  @{thm (lhs) original_priority.simps(3)[where thread="th" and thread'="th'"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   213
    @{thm (rhs) original_priority.simps(3)[where thread="th" and thread'="th'"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   214
  @{term "original_priority th (DUMMY#s)"} & @{text "\<equiv>"} & @{term "original_priority th s"}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   215
  \end{tabular}}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   216
  \end{isabelle}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   217
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   218
  \noindent
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   219
  In this definition we set @{text 0} as the default priority for
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   220
  threads that have not (yet) been created. The last function we need 
285
5920649c5a22 more on paper
urbanc
parents: 284
diff changeset
   221
  calculates the ``time'', or index, at which time a process had its 
290
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   222
  priority last set.
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   223
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   224
  \begin{isabelle}\ \ \ \ \ %%%
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   225
  \mbox{\begin{tabular}{lcl}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   226
  @{thm (lhs) birthtime.simps(1)[where thread="th"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   227
    @{thm (rhs) birthtime.simps(1)[where thread="th"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   228
  @{thm (lhs) birthtime.simps(2)[where thread="th" and thread'="th'"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   229
    @{thm (rhs) birthtime.simps(2)[where thread="th" and thread'="th'"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   230
  @{thm (lhs) birthtime.simps(3)[where thread="th" and thread'="th'"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   231
    @{thm (rhs) birthtime.simps(3)[where thread="th" and thread'="th'"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   232
  @{term "birthtime th (DUMMY#s)"} & @{text "\<equiv>"} & @{term "birthtime th s"}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   233
  \end{tabular}}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   234
  \end{isabelle}
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   235
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   236
  \noindent
287
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   237
  In this definition @{term "length s"} stands for the length of the list
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   238
  of events @{text s}. Again the default value in this function is @{text 0}
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   239
  for threads that have not been created yet. A \emph{precedence} of a thread @{text th} in a 
290
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   240
  state @{text s} is the pair of natural numbers defined as
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   241
  
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   242
  \begin{isabelle}\ \ \ \ \ %%%
290
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   243
  @{thm preced_def[where thread="th"]}
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   244
  \end{isabelle}
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   245
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   246
  \noindent
287
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   247
  The point of precedences is to schedule threads not according to priorities (because what should
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   248
  we do in case two threads have the same priority), but according to precedences. 
290
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   249
  Precedences allow us to always discriminate between two threads with equal priority by 
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   250
  tacking into account the time when the priority was last set. We order precedences so 
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   251
  that threads with the same priority get a higher precedence if their priority has been 
290
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   252
  set earlier, since for such threads it is more urgent to finish their work. In an impementation
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   253
  this choice would translate to a quite natural a FIFO-scheduling of processes with 
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   254
  the same priority.
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   255
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   256
  Next, we introduce the concept of \emph{waiting queues}. They are
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   257
  lists of threads associated with every resource. The first thread in
290
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   258
  this list (the head, or short @{term hd}) is chosen to be in the one 
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   259
  that is in possession of the
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   260
  ``lock'' of the corresponding resource. We model waiting queues as
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   261
  functions, below abbreviated as @{text wq}, taking a resource as
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   262
  argument and returning a list of threads.  This allows us to define
290
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   263
  when a thread \emph{holds}, respectively \emph{waits} for, a
287
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   264
  resource @{text cs} given a waiting queue function.
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   265
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   266
  \begin{isabelle}\ \ \ \ \ %%%
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   267
  \begin{tabular}{@ {}l}
290
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   268
  @{thm cs_holding_def[where thread="th"]}\\
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   269
  @{thm cs_waiting_def[where thread="th"]}
287
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   270
  \end{tabular}
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   271
  \end{isabelle}
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   272
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   273
  \noindent
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   274
  In this definition we assume @{text "set"} converts a list into a set.
290
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   275
  Using @{term "holding"} and @{term waiting}, we can introduce \emph{Resource Allocation Graphs} 
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   276
  (RAG), which represent the dependencies between threads and resources.
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   277
  We represent RAGs as relations using pairs of the form
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   278
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   279
  \begin{isabelle}\ \ \ \ \ %%%
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   280
  @{term "(Th th, Cs cs)"} \hspace{5mm}{\rm and}\hspace{5mm}
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   281
  @{term "(Cs cs, Th th)"}
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   282
  \end{isabelle}
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   283
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   284
  \noindent
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   285
  where the first stands for a \emph{waiting edge} and the second for a 
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   286
  \emph{holding edge} (@{term Cs} and @{term Th} are constructors of a 
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   287
  datatype for vertices). Given a waiting queue function, a RAG is defined 
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   288
  as
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   289
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   290
  \begin{isabelle}\ \ \ \ \ %%%
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   291
  @{thm cs_depend_def}
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   292
  \end{isabelle}
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   293
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   294
  \noindent
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   295
  An instance of a RAG is as follows:
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   296
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   297
  \begin{center}
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   298
  Picture
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   299
  \end{center}
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   300
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   301
  \noindent
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   302
  The use or relations for representing RAGs allows us to conveninetly define
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   303
  the notion of the \emph{dependants} of a thread. This is defined as
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   304
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   305
  \begin{isabelle}\ \ \ \ \ %%%
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   306
  @{thm cs_dependents_def}
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   307
  \end{isabelle}
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   308
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   309
  \noindent
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   310
  This definition needs to account for all threads that wait for tread to
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   311
  release a resource. This means we need to include threads that transitively
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   312
  wait for a resource being realeased (in the picture this means also @{text "th\<^isub>3"}, 
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   313
  which cannot make any progress unless @{text "th\<^isub>2"} makes progress which
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   314
  in turn waits for @{text "th\<^isub>1"}). If there is a cirle in a RAG, then clearly
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   315
  we have a deadlock. Therefore when we state our correctness property for PIP
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   316
  we must ensure that RAGs are not circular. This allows us to define the notion
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   317
  of the \emph{current precedence} of a thread @{text th} in a state @{text s}.
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   318
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   319
  \begin{isabelle}\ \ \ \ \ %%%
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   320
  @{thm cpreced_def2}\\
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   321
  \end{isabelle}
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   322
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   323
6a6d0bd16035 more on paper
urbanc
parents: 287
diff changeset
   324
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   325
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   326
  \begin{isabelle}\ \ \ \ \ %%%
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   327
  \begin{tabular}{@ {}l}
287
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   328
  @{thm s_depend_def}\\
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   329
  \end{tabular}
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   330
  \end{isabelle}
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   331
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   332
  \begin{isabelle}\ \ \ \ \ %%%
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   333
  \begin{tabular}{@ {}l}
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   334
  @{thm readys_def}\\
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   335
  \end{tabular}
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   336
  \end{isabelle}
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   337
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   338
  \begin{isabelle}\ \ \ \ \ %%%
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   339
  \begin{tabular}{@ {}l}
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   340
  @{thm runing_def}\\
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   341
  \end{tabular}
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   342
  \end{isabelle}
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   343
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   344
287
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   345
  resources
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   346
287
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   347
  done: threads     not done: running
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   348
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   349
  step relation:
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   350
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   351
  \begin{center}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   352
  \begin{tabular}{c}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   353
  @{thm[mode=Rule] thread_create[where thread=th]}\hspace{1cm}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   354
  @{thm[mode=Rule] thread_exit[where thread=th]}\medskip\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   355
287
440382eb6427 more on the specification section
urbanc
parents: 286
diff changeset
   356
  @{thm[mode=Rule] thread_set[where thread=th]}\medskip\\
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   357
  @{thm[mode=Rule] thread_P[where thread=th]}\medskip\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   358
  @{thm[mode=Rule] thread_V[where thread=th]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   359
  \end{tabular}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   360
  \end{center}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   361
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   362
  valid state:
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   363
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   364
  \begin{center}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   365
  \begin{tabular}{c}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   366
  @{thm[mode=Axiom] vt_nil[where cs=step]}\hspace{1cm}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   367
  @{thm[mode=Rule] vt_cons[where cs=step]}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   368
  \end{tabular}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   369
  \end{center}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   370
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   371
280
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   372
  To define events, the identifiers of {\em threads},
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   373
  {\em priority} and {\em critical resources } (abbreviated as @{text "cs"}) 
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   374
  need to be represented. All three are represetned using standard 
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   375
  Isabelle/HOL type @{typ "nat"}:
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   376
*}
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   377
280
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   378
text {*
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   379
  \bigskip
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   380
  The priority inversion phenomenon was first published in
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   381
  \cite{Lampson80}.  The two protocols widely used to eliminate
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   382
  priority inversion, namely PI (Priority Inheritance) and PCE
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   383
  (Priority Ceiling Emulation), were proposed in \cite{Sha90}. PCE is
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   384
  less convenient to use because it requires static analysis of
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   385
  programs. Therefore, PI is more commonly used in
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   386
  practice\cite{locke-july02}. However, as pointed out in the
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   387
  literature, the analysis of priority inheritance protocol is quite
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   388
  subtle\cite{yodaiken-july02}.  A formal analysis will certainly be
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   389
  helpful for us to understand and correctly implement PI. All
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   390
  existing formal analysis of PI
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   391
  \cite{conf/fase/JahierHR09,WellingsBSB07,Faria08} are based on the
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   392
  model checking technology. Because of the state explosion problem,
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   393
  model check is much like an exhaustive testing of finite models with
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   394
  limited size.  The results obtained can not be safely generalized to
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   395
  models with arbitrarily large size. Worse still, since model
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   396
  checking is fully automatic, it give little insight on why the
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   397
  formal model is correct. It is therefore definitely desirable to
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   398
  analyze PI using theorem proving, which gives more general results
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   399
  as well as deeper insight. And this is the purpose of this paper
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   400
  which gives a formal analysis of PI in the interactive theorem
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   401
  prover Isabelle using Higher Order Logic (HOL). The formalization
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   402
  focuses on on two issues:
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   403
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   404
  \begin{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   405
  \item The correctness of the protocol model itself. A series of desirable properties is 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   406
    derived until we are fully convinced that the formal model of PI does 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   407
    eliminate priority inversion. And a better understanding of PI is so obtained 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   408
    in due course. For example, we find through formalization that the choice of 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   409
    next thread to take hold when a 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   410
    resource is released is irrelevant for the very basic property of PI to hold. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   411
    A point never mentioned in literature. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   412
  \item The correctness of the implementation. A series of properties is derived the meaning 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   413
    of which can be used as guidelines on how PI can be implemented efficiently and correctly. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   414
  \end{enumerate} 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   415
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   416
  The rest of the paper is organized as follows: Section \ref{overview} gives an overview 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   417
  of PI. Section \ref{model} introduces the formal model of PI. Section \ref{general} 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   418
  discusses a series of basic properties of PI. Section \ref{extension} shows formally 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   419
  how priority inversion is controlled by PI. Section \ref{implement} gives properties 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   420
  which can be used for guidelines of implementation. Section \ref{related} discusses 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   421
  related works. Section \ref{conclusion} concludes the whole paper.
265
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   422
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   423
  The basic priority inheritance protocol has two problems:
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   424
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   425
  It does not prevent a deadlock from happening in a program with circular lock dependencies.
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   426
  
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   427
  A chain of blocking may be formed; blocking duration can be substantial, though bounded.
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   428
265
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   429
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   430
  Contributions
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   431
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   432
  Despite the wide use of Priority Inheritance Protocol in real time operating
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   433
  system, it's correctness has never been formally proved and mechanically checked. 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   434
  All existing verification are based on model checking technology. Full automatic
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   435
  verification gives little help to understand why the protocol is correct. 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   436
  And results such obtained only apply to models of limited size. 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   437
  This paper presents a formal verification based on theorem proving. 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   438
  Machine checked formal proof does help to get deeper understanding. We found 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   439
  the fact which is not mentioned in the literature, that the choice of next 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   440
  thread to take over when an critical resource is release does not affect the correctness
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   441
  of the protocol. The paper also shows how formal proof can help to construct 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   442
  correct and efficient implementation.\bigskip 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   443
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   444
*}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   445
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   446
section {* An overview of priority inversion and priority inheritance \label{overview} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   447
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   448
text {*
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   449
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   450
  Priority inversion refers to the phenomenon when a thread with high priority is blocked 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   451
  by a thread with low priority. Priority happens when the high priority thread requests 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   452
  for some critical resource already taken by the low priority thread. Since the high 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   453
  priority thread has to wait for the low priority thread to complete, it is said to be 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   454
  blocked by the low priority thread. Priority inversion might prevent high priority 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   455
  thread from fulfill its task in time if the duration of priority inversion is indefinite 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   456
  and unpredictable. Indefinite priority inversion happens when indefinite number 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   457
  of threads with medium priorities is activated during the period when the high 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   458
  priority thread is blocked by the low priority thread. Although these medium 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   459
  priority threads can not preempt the high priority thread directly, they are able 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   460
  to preempt the low priority threads and cause it to stay in critical section for 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   461
  an indefinite long duration. In this way, the high priority thread may be blocked indefinitely. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   462
  
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   463
  Priority inheritance is one protocol proposed to avoid indefinite priority inversion. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   464
  The basic idea is to let the high priority thread donate its priority to the low priority 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   465
  thread holding the critical resource, so that it will not be preempted by medium priority 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   466
  threads. The thread with highest priority will not be blocked unless it is requesting 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   467
  some critical resource already taken by other threads. Viewed from a different angle, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   468
  any thread which is able to block the highest priority threads must already hold some 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   469
  critical resource. Further more, it must have hold some critical resource at the 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   470
  moment the highest priority is created, otherwise, it may never get change to run and 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   471
  get hold. Since the number of such resource holding lower priority threads is finite, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   472
  if every one of them finishes with its own critical section in a definite duration, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   473
  the duration the highest priority thread is blocked is definite as well. The key to 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   474
  guarantee lower priority threads to finish in definite is to donate them the highest 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   475
  priority. In such cases, the lower priority threads is said to have inherited the 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   476
  highest priority. And this explains the name of the protocol: 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   477
  {\em Priority Inheritance} and how Priority Inheritance prevents indefinite delay.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   478
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   479
  The objectives of this paper are:
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   480
  \begin{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   481
  \item Build the above mentioned idea into formal model and prove a series of properties 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   482
    until we are convinced that the formal model does fulfill the original idea. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   483
  \item Show how formally derived properties can be used as guidelines for correct 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   484
    and efficient implementation.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   485
  \end{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   486
  The proof is totally formal in the sense that every detail is reduced to the 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   487
  very first principles of Higher Order Logic. The nature of interactive theorem 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   488
  proving is for the human user to persuade computer program to accept its arguments. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   489
  A clear and simple understanding of the problem at hand is both a prerequisite and a 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   490
  byproduct of such an effort, because everything has finally be reduced to the very 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   491
  first principle to be checked mechanically. The former intuitive explanation of 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   492
  Priority Inheritance is just such a byproduct. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   493
  *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   494
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   495
section {* Formal model of Priority Inheritance \label{model} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   496
text {*
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   497
  \input{../../generated/PrioGDef}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   498
*}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   499
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   500
section {* General properties of Priority Inheritance \label{general} *}
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   501
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   502
text {*
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   503
  The following are several very basic prioprites:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   504
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   505
  \item All runing threads must be ready (@{text "runing_ready"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   506
          @{thm[display] "runing_ready"}  
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   507
  \item All ready threads must be living (@{text "readys_threads"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   508
          @{thm[display] "readys_threads"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   509
  \item There are finite many living threads at any moment (@{text "finite_threads"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   510
          @{thm[display] "finite_threads"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   511
  \item Every waiting queue does not contain duplcated elements (@{text "wq_distinct"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   512
          @{thm[display] "wq_distinct"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   513
  \item All threads in waiting queues are living threads (@{text "wq_threads"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   514
          @{thm[display] "wq_threads"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   515
  \item The event which can get a thread into waiting queue must be @{term "P"}-events
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   516
         (@{text "block_pre"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   517
          @{thm[display] "block_pre"}   
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   518
  \item A thread may never wait for two different critical resources
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   519
         (@{text "waiting_unique"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   520
          @{thm[display] waiting_unique[of _ _ "cs\<^isub>1" "cs\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   521
  \item Every resource can only be held by one thread
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   522
         (@{text "held_unique"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   523
          @{thm[display] held_unique[of _ "th\<^isub>1" _ "th\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   524
  \item Every living thread has an unique precedence
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   525
         (@{text "preced_unique"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   526
          @{thm[display] preced_unique[of "th\<^isub>1" _ "th\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   527
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   528
*}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   529
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   530
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   531
  The following lemmas show how RAG is changed with the execution of events:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   532
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   533
  \item Execution of @{term "Set"} does not change RAG (@{text "depend_set_unchanged"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   534
    @{thm[display] depend_set_unchanged}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   535
  \item Execution of @{term "Create"} does not change RAG (@{text "depend_create_unchanged"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   536
    @{thm[display] depend_create_unchanged}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   537
  \item Execution of @{term "Exit"} does not change RAG (@{text "depend_exit_unchanged"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   538
    @{thm[display] depend_exit_unchanged}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   539
  \item Execution of @{term "P"} (@{text "step_depend_p"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   540
    @{thm[display] step_depend_p}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   541
  \item Execution of @{term "V"} (@{text "step_depend_v"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   542
    @{thm[display] step_depend_v}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   543
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   544
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   545
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   546
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   547
  These properties are used to derive the following important results about RAG:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   548
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   549
  \item RAG is loop free (@{text "acyclic_depend"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   550
  @{thm [display] acyclic_depend}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   551
  \item RAGs are finite (@{text "finite_depend"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   552
  @{thm [display] finite_depend}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   553
  \item Reverse paths in RAG are well founded (@{text "wf_dep_converse"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   554
  @{thm [display] wf_dep_converse}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   555
  \item The dependence relation represented by RAG has a tree structure (@{text "unique_depend"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   556
  @{thm [display] unique_depend[of _ _ "n\<^isub>1" "n\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   557
  \item All threads in RAG are living threads 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   558
    (@{text "dm_depend_threads"} and @{text "range_in"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   559
    @{thm [display] dm_depend_threads range_in}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   560
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   561
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   562
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   563
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   564
  The following lemmas show how every node in RAG can be chased to ready threads:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   565
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   566
  \item Every node in RAG can be chased to a ready thread (@{text "chain_building"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   567
    @{thm [display] chain_building[rule_format]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   568
  \item The ready thread chased to is unique (@{text "dchain_unique"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   569
    @{thm [display] dchain_unique[of _ _ "th\<^isub>1" "th\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   570
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   571
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   572
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   573
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   574
  Properties about @{term "next_th"}:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   575
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   576
  \item The thread taking over is different from the thread which is releasing
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   577
  (@{text "next_th_neq"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   578
  @{thm [display] next_th_neq}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   579
  \item The thread taking over is unique
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   580
  (@{text "next_th_unique"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   581
  @{thm [display] next_th_unique[of _ _ _ "th\<^isub>1" "th\<^isub>2"]}  
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   582
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   583
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   584
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   585
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   586
  Some deeper results about the system:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   587
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   588
  \item There can only be one running thread (@{text "runing_unique"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   589
  @{thm [display] runing_unique[of _ "th\<^isub>1" "th\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   590
  \item The maximum of @{term "cp"} and @{term "preced"} are equal (@{text "max_cp_eq"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   591
  @{thm [display] max_cp_eq}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   592
  \item There must be one ready thread having the max @{term "cp"}-value 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   593
  (@{text "max_cp_readys_threads"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   594
  @{thm [display] max_cp_readys_threads}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   595
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   596
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   597
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   598
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   599
  The relationship between the count of @{text "P"} and @{text "V"} and the number of 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   600
  critical resources held by a thread is given as follows:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   601
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   602
  \item The @{term "V"}-operation decreases the number of critical resources 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   603
    one thread holds (@{text "cntCS_v_dec"})
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   604
     @{thm [display]  cntCS_v_dec}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   605
  \item The number of @{text "V"} never exceeds the number of @{text "P"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   606
    (@{text "cnp_cnv_cncs"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   607
    @{thm [display]  cnp_cnv_cncs}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   608
  \item The number of @{text "V"} equals the number of @{text "P"} when 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   609
    the relevant thread is not living:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   610
    (@{text "cnp_cnv_eq"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   611
    @{thm [display]  cnp_cnv_eq}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   612
  \item When a thread is not living, it does not hold any critical resource 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   613
    (@{text "not_thread_holdents"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   614
    @{thm [display] not_thread_holdents}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   615
  \item When the number of @{text "P"} equals the number of @{text "V"}, the relevant 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   616
    thread does not hold any critical resource, therefore no thread can depend on it
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   617
    (@{text "count_eq_dependents"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   618
    @{thm [display] count_eq_dependents}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   619
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   620
  *}
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   621
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   622
section {* Key properties \label{extension} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   623
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   624
(*<*)
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   625
context extend_highest_gen
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   626
begin
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   627
(*>*)
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   628
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   629
text {*
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   630
  The essential of {\em Priority Inheritance} is to avoid indefinite priority inversion. For this 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   631
  purpose, we need to investigate what happens after one thread takes the highest precedence. 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   632
  A locale is used to describe such a situation, which assumes:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   633
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   634
  \item @{term "s"} is a valid state (@{text "vt_s"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   635
    @{thm  vt_s}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   636
  \item @{term "th"} is a living thread in @{term "s"} (@{text "threads_s"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   637
    @{thm threads_s}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   638
  \item @{term "th"} has the highest precedence in @{term "s"} (@{text "highest"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   639
    @{thm highest}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   640
  \item The precedence of @{term "th"} is @{term "Prc prio tm"} (@{text "preced_th"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   641
    @{thm preced_th}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   642
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   643
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   644
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   645
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   646
  Under these assumptions, some basic priority can be derived for @{term "th"}:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   647
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   648
  \item The current precedence of @{term "th"} equals its own precedence (@{text "eq_cp_s_th"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   649
    @{thm [display] eq_cp_s_th}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   650
  \item The current precedence of @{term "th"} is the highest precedence in 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   651
    the system (@{text "highest_cp_preced"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   652
    @{thm [display] highest_cp_preced}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   653
  \item The precedence of @{term "th"} is the highest precedence 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   654
    in the system (@{text "highest_preced_thread"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   655
    @{thm [display] highest_preced_thread}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   656
  \item The current precedence of @{term "th"} is the highest current precedence 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   657
    in the system (@{text "highest'"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   658
    @{thm [display] highest'}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   659
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   660
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   661
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   662
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   663
  To analysis what happens after state @{term "s"} a sub-locale is defined, which 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   664
  assumes:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   665
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   666
  \item @{term "t"} is a valid extension of @{term "s"} (@{text "vt_t"}): @{thm vt_t}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   667
  \item Any thread created in @{term "t"} has priority no higher than @{term "prio"}, therefore
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   668
    its precedence can not be higher than @{term "th"},  therefore
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   669
    @{term "th"} remain to be the one with the highest precedence
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   670
    (@{text "create_low"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   671
    @{thm [display] create_low}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   672
  \item Any adjustment of priority in 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   673
    @{term "t"} does not happen to @{term "th"} and 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   674
    the priority set is no higher than @{term "prio"}, therefore
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   675
    @{term "th"} remain to be the one with the highest precedence (@{text "set_diff_low"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   676
    @{thm [display] set_diff_low}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   677
  \item Since we are investigating what happens to @{term "th"}, it is assumed 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   678
    @{term "th"} does not exit during @{term "t"} (@{text "exit_diff"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   679
    @{thm [display] exit_diff}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   680
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   681
*}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   682
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   683
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   684
  All these assumptions are put into a predicate @{term "extend_highest_gen"}. 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   685
  It can be proved that @{term "extend_highest_gen"} holds 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   686
  for any moment @{text "i"} in it @{term "t"} (@{text "red_moment"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   687
  @{thm [display] red_moment}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   688
  
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   689
  From this, an induction principle can be derived for @{text "t"}, so that 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   690
  properties already derived for @{term "t"} can be applied to any prefix 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   691
  of @{text "t"} in the proof of new properties 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   692
  about @{term "t"} (@{text "ind"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   693
  \begin{center}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   694
  @{thm[display] ind}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   695
  \end{center}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   696
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   697
  The following properties can be proved about @{term "th"} in @{term "t"}:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   698
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   699
  \item In @{term "t"}, thread @{term "th"} is kept live and its 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   700
    precedence is preserved as well
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   701
    (@{text "th_kept"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   702
    @{thm [display] th_kept}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   703
  \item In @{term "t"}, thread @{term "th"}'s precedence is always the maximum among 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   704
    all living threads
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   705
    (@{text "max_preced"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   706
    @{thm [display] max_preced}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   707
  \item In @{term "t"}, thread @{term "th"}'s current precedence is always the maximum precedence
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   708
    among all living threads
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   709
    (@{text "th_cp_max_preced"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   710
    @{thm [display] th_cp_max_preced}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   711
  \item In @{term "t"}, thread @{term "th"}'s current precedence is always the maximum current 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   712
    precedence among all living threads
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   713
    (@{text "th_cp_max"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   714
    @{thm [display] th_cp_max}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   715
  \item In @{term "t"}, thread @{term "th"}'s current precedence equals its precedence at moment 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   716
    @{term "s"}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   717
    (@{text "th_cp_preced"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   718
    @{thm [display] th_cp_preced}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   719
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   720
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   721
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   722
text {* \noindent
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   723
  The main theorem of this part is to characterizing the running thread during @{term "t"} 
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   724
  (@{text "runing_inversion_2"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   725
  @{thm [display] runing_inversion_2}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   726
  According to this, if a thread is running, it is either @{term "th"} or was
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   727
  already live and held some resource 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   728
  at moment @{text "s"} (expressed by: @{text "cntV s th' < cntP s th'"}).
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   729
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   730
  Since there are only finite many threads live and holding some resource at any moment,
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   731
  if every such thread can release all its resources in finite duration, then after finite
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   732
  duration, none of them may block @{term "th"} anymore. So, no priority inversion may happen
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   733
  then.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   734
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   735
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   736
(*<*)
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   737
end
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   738
(*>*)
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   739
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   740
section {* Properties to guide implementation \label{implement} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   741
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   742
text {*
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   743
  The properties (especially @{text "runing_inversion_2"}) convinced us that the model defined 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   744
  in Section \ref{model} does prevent indefinite priority inversion and therefore fulfills 
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   745
  the fundamental requirement of Priority Inheritance protocol. Another purpose of this paper 
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   746
  is to show how this model can be used to guide a concrete implementation. As discussed in
276
a821434474c9 more on intro
urbanc
parents: 275
diff changeset
   747
  Section 5.6.5 of \cite{Vahalia96}, the implementation of Priority Inheritance in Solaris 
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   748
  uses sophisticated linking data structure. Except discussing two scenarios to show how
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   749
  the data structure should be manipulated, a lot of details of the implementation are missing. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   750
  In \cite{Faria08,conf/fase/JahierHR09,WellingsBSB07} the protocol is described formally 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   751
  using different notations, but little information is given on how this protocol can be 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   752
  implemented efficiently, especially there is no information on how these data structure 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   753
  should be manipulated. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   754
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   755
  Because the scheduling of threads is based on current precedence, 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   756
  the central issue in implementation of Priority Inheritance is how to compute the precedence
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   757
  correctly and efficiently. As long as the precedence is correct, it is very easy to 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   758
  modify the scheduling algorithm to select the correct thread to execute. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   759
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   760
  First, it can be proved that the computation of current precedence @{term "cp"} of a threads
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   761
  only involves its children (@{text "cp_rec"}):
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   762
  @{thm [display] cp_rec} 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   763
  where @{term "children s th"} represents the set of children of @{term "th"} in the current
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   764
  RAG: 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   765
  \[
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   766
  @{thm (lhs) children_def} @{text "\<equiv>"} @{thm (rhs) children_def}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   767
  \]
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   768
  where the definition of @{term "child"} is: 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   769
  \[ @{thm (lhs) child_def} @{text "\<equiv>"}  @{thm (rhs) child_def}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   770
  \]
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   771
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   772
  The aim of this section is to fill the missing details of how current precedence should
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   773
  be changed with the happening of events, with each event type treated by one subsection,
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   774
  where the computation of @{term "cp"} uses lemma @{text "cp_rec"}.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   775
  *}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   776
 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   777
subsection {* Event @{text "Set th prio"} *}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   778
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   779
(*<*)
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   780
context step_set_cps
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   781
begin
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   782
(*>*)
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   783
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   784
text {*
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   785
  The context under which event @{text "Set th prio"} happens is formalized as follows:
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   786
  \begin{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   787
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   788
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   789
      event @{text "Set th prio"} is eligible to happen under state @{term "s'"} and
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   790
      state @{term "s'"} is a valid state.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   791
  \end{enumerate}
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   792
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   793
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   794
text {* \noindent
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   795
  Under such a context, we investigated how the current precedence @{term "cp"} of 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   796
  threads change from state @{term "s'"} to @{term "s"} and obtained the following
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   797
  conclusions:
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   798
  \begin{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   799
  %% \item The RAG does not change (@{text "eq_dep"}): @{thm "eq_dep"}.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   800
  \item All threads with no dependence relation with thread @{term "th"} have their
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   801
    @{term "cp"}-value unchanged (@{text "eq_cp"}):
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   802
    @{thm [display] eq_cp}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   803
    This lemma implies the @{term "cp"}-value of @{term "th"}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   804
    and those threads which have a dependence relation with @{term "th"} might need
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   805
    to be recomputed. The way to do this is to start from @{term "th"} 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   806
    and follow the @{term "depend"}-chain to recompute the @{term "cp"}-value of every 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   807
    encountered thread using lemma @{text "cp_rec"}. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   808
    Since the @{term "depend"}-relation is loop free, this procedure 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   809
    can always stop. The the following lemma shows this procedure actually could stop earlier.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   810
  \item The following two lemma shows, if a thread the re-computation of which
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   811
    gives an unchanged @{term "cp"}-value, the procedure described above can stop. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   812
    \begin{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   813
      \item Lemma @{text "eq_up_self"} shows if the re-computation of
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   814
        @{term "th"}'s @{term "cp"} gives the same result, the procedure can stop:
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   815
        @{thm [display] eq_up_self}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   816
      \item Lemma @{text "eq_up"}) shows if the re-computation at intermediate threads
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   817
        gives unchanged result, the procedure can stop:
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   818
        @{thm [display] eq_up}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   819
  \end{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   820
  \end{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   821
  *}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   822
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   823
(*<*)
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   824
end
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   825
(*>*)
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   826
272
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   827
subsection {* Event @{text "V th cs"} *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   828
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   829
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   830
context step_v_cps_nt
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   831
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   832
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   833
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   834
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   835
  The context under which event @{text "V th cs"} happens is formalized as follows:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   836
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   837
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   838
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   839
      event @{text "V th cs"} is eligible to happen under state @{term "s'"} and
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   840
      state @{term "s'"} is a valid state.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   841
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   842
  *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   843
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   844
text {* \noindent
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   845
  Under such a context, we investigated how the current precedence @{term "cp"} of 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   846
  threads change from state @{term "s'"} to @{term "s"}. 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   847
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   848
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   849
  Two subcases are considerted, 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   850
  where the first is that there exits @{term "th'"} 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   851
  such that 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   852
  @{thm [display] nt} 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   853
  holds, which means there exists a thread @{term "th'"} to take over
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   854
  the resource release by thread @{term "th"}. 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   855
  In this sub-case, the following results are obtained:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   856
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   857
  \item The change of RAG is given by lemma @{text "depend_s"}: 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   858
  @{thm [display] "depend_s"}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   859
  which shows two edges are removed while one is added. These changes imply how
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   860
  the current precedences should be re-computed.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   861
  \item First all threads different from @{term "th"} and @{term "th'"} have their
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   862
  @{term "cp"}-value kept, therefore do not need a re-computation
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   863
  (@{text "cp_kept"}): @{thm [display] cp_kept}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   864
  This lemma also implies, only the @{term "cp"}-values of @{term "th"} and @{term "th'"}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   865
  need to be recomputed.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   866
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   867
  *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   868
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   869
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   870
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   871
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   872
context step_v_cps_nnt
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   873
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   874
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   875
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   876
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   877
  The other sub-case is when for all @{text "th'"}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   878
  @{thm [display] nnt}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   879
  holds, no such thread exists. The following results can be obtained for this 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   880
  sub-case:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   881
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   882
  \item The change of RAG is given by lemma @{text "depend_s"}:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   883
  @{thm [display] depend_s}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   884
  which means only one edge is removed.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   885
  \item In this case, no re-computation is needed (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   886
  @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   887
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   888
  *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   889
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   890
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   891
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   892
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   893
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   894
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   895
subsection {* Event @{text "P th cs"} *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   896
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   897
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   898
context step_P_cps_e
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   899
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   900
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   901
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   902
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   903
  The context under which event @{text "P th cs"} happens is formalized as follows:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   904
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   905
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   906
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   907
      event @{text "P th cs"} is eligible to happen under state @{term "s'"} and
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   908
      state @{term "s'"} is a valid state.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   909
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   910
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   911
  This case is further divided into two sub-cases. The first is when @{thm ee} holds.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   912
  The following results can be obtained:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   913
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   914
  \item One edge is added to the RAG (@{text "depend_s"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   915
    @{thm [display] depend_s}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   916
  \item No re-computation is needed (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   917
    @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   918
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   919
*}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   920
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   921
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   922
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   923
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   924
context step_P_cps_ne
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   925
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   926
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   927
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   928
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   929
  The second is when @{thm ne} holds.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   930
  The following results can be obtained:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   931
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   932
  \item One edge is added to the RAG (@{text "depend_s"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   933
    @{thm [display] depend_s}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   934
  \item Threads with no dependence relation with @{term "th"} do not need a re-computation
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   935
    of their @{term "cp"}-values (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   936
    @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   937
    This lemma implies all threads with a dependence relation with @{term "th"} may need 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   938
    re-computation.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   939
  \item Similar to the case of @{term "Set"}, the computation procedure could stop earlier
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   940
    (@{text "eq_up"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   941
    @{thm [display] eq_up}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   942
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   943
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   944
  *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   945
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   946
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   947
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   948
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   949
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   950
subsection {* Event @{text "Create th prio"} *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   951
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   952
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   953
context step_create_cps
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   954
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   955
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   956
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   957
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   958
  The context under which event @{text "Create th prio"} happens is formalized as follows:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   959
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   960
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   961
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   962
      event @{text "Create th prio"} is eligible to happen under state @{term "s'"} and
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   963
      state @{term "s'"} is a valid state.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   964
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   965
  The following results can be obtained under this context:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   966
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   967
  \item The RAG does not change (@{text "eq_dep"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   968
    @{thm [display] eq_dep}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   969
  \item All threads other than @{term "th"} do not need re-computation (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   970
    @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   971
  \item The @{term "cp"}-value of @{term "th"} equals its precedence 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   972
    (@{text "eq_cp_th"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   973
    @{thm [display] eq_cp_th}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   974
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   975
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   976
*}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   977
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   978
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   979
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   980
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   981
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   982
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   983
subsection {* Event @{text "Exit th"} *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   984
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   985
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   986
context step_exit_cps
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   987
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   988
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   989
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   990
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   991
  The context under which event @{text "Exit th"} happens is formalized as follows:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   992
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   993
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   994
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   995
      event @{text "Exit th"} is eligible to happen under state @{term "s'"} and
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   996
      state @{term "s'"} is a valid state.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   997
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   998
  The following results can be obtained under this context:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   999
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1000
  \item The RAG does not change (@{text "eq_dep"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1001
    @{thm [display] eq_dep}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1002
  \item All threads other than @{term "th"} do not need re-computation (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1003
    @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1004
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1005
  Since @{term th} does not live in state @{term "s"}, there is no need to compute 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1006
  its @{term cp}-value.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1007
*}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1008
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1009
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1010
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1011
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1012
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
  1013
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1014
section {* Related works \label{related} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1015
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1016
text {*
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1017
  \begin{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1018
  \item {\em Integrating Priority Inheritance Algorithms in the Real-Time Specification for Java}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1019
    \cite{WellingsBSB07} models and verifies the combination of Priority Inheritance (PI) and 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1020
    Priority Ceiling Emulation (PCE) protocols in the setting of Java virtual machine 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1021
    using extended Timed Automata(TA) formalism of the UPPAAL tool. Although a detailed 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1022
    formal model of combined PI and PCE is given, the number of properties is quite 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1023
    small and the focus is put on the harmonious working of PI and PCE. Most key features of PI 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1024
    (as well as PCE) are not shown. Because of the limitation of the model checking technique
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1025
    used there, properties are shown only for a small number of scenarios. Therefore, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1026
    the verification does not show the correctness of the formal model itself in a 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1027
    convincing way.  
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1028
  \item {\em Formal Development of Solutions for Real-Time Operating Systems with TLA+/TLC}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1029
    \cite{Faria08}. A formal model of PI is given in TLA+. Only 3 properties are shown 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1030
    for PI using model checking. The limitation of model checking is intrinsic to the work.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1031
  \item {\em Synchronous modeling and validation of priority inheritance schedulers}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1032
    \cite{conf/fase/JahierHR09}. Gives a formal model
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1033
    of PI and PCE in AADL (Architecture Analysis \& Design Language) and checked 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1034
    several properties using model checking. The number of properties shown there is 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1035
    less than here and the scale is also limited by the model checking technique. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1036
  \item {\em The Priority Ceiling Protocol: Formalization and Analysis Using PVS}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1037
    \cite{dutertre99b}. Formalized another protocol for Priority Inversion in the 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1038
    interactive theorem proving system PVS.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1039
\end{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1040
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1041
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1042
  There are several works on inversion avoidance:
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1043
  \begin{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1044
  \item {\em Solving the group priority inversion problem in a timed asynchronous system}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1045
    \cite{Wang:2002:SGP}. The notion of Group Priority Inversion is introduced. The main 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1046
    strategy is still inversion avoidance. The method is by reordering requests 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1047
    in the setting of Client-Server.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1048
  \item {\em A Formalization of Priority Inversion} \cite{journals/rts/BabaogluMS93}. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1049
    Formalized the notion of Priority 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1050
    Inversion and proposes methods to avoid it. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1051
  \end{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1052
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1053
  {\em Examples of inaccurate specification of the protocol ???}.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1054
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1055
*}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1056
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1057
section {* Conclusions \label{conclusion} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1058
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1059
text {*
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1060
  The work in this paper only deals with single CPU configurations. The
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1061
  "one CPU" assumption is essential for our formalisation, because the
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1062
  main lemma fails in multi-CPU configuration. The lemma says that any
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1063
  runing thead must be the one with the highest prioirty or already held
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1064
  some resource when the highest priority thread was initiated. When
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1065
  there are multiple CPUs, it may well be the case that a threads did
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1066
  not hold any resource when the highest priority thread was initiated,
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1067
  but that thread still runs after that moment on a separate CPU. In
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1068
  this way, the main lemma does not hold anymore.
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1069
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1070
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1071
  There are some works deals with priority inversion in multi-CPU
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1072
  configurations[???], but none of them have given a formal correctness
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1073
  proof. The extension of our formal proof to deal with multi-CPU
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1074
  configurations is not obvious. One possibility, as suggested in paper
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1075
  [???], is change our formal model (the defiintion of "schs") to give
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1076
  the released resource to the thread with the highest prioirty. In this
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1077
  way, indefinite prioirty inversion can be avoided, but for a quite
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1078
  different reason from the one formalized in this paper (because the
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1079
  "mail lemma" will be different). This means a formal correctness proof
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1080
  for milt-CPU configuration would be quite different from the one given
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1081
  in this paper. The solution of prioirty inversion problem in mult-CPU
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1082
  configurations is a different problem which needs different solutions
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1083
  which is outside the scope of this paper.
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1084
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1085
*}
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1086
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1087
(*<*)
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1088
end
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1089
(*>*)