prio/Paper/Paper.thy
author urbanc
Wed, 08 Feb 2012 16:35:49 +0000
changeset 286 572f202659ff
parent 285 5920649c5a22
child 287 440382eb6427
permissions -rwxr-xr-x
corrections by Xingyuan
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
     1
(*<*)
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
     2
theory Paper
272
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
     3
imports CpsG ExtGG (* "~~/src/HOL/Library/LaTeXsugar" *) LaTeXsugar
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
     4
begin
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
     5
ML {*
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
     6
  open Printer;
272
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
     7
  show_question_marks_default := false;
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
     8
  *}
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
     9
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    10
notation (latex output)
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    11
  Cons ("_::_" [78,77] 73) and
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    12
  vt ("valid'_state") and
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    13
  runing ("running") and
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
    14
  birthtime ("last'_set") and
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    15
  If  ("(\<^raw:\textrm{>if\<^raw:}> (_)/ \<^raw:\textrm{>then\<^raw:}> (_)/ \<^raw:\textrm{>else\<^raw:}> (_))" 10) and
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
    16
  Prc ("'(_, _')") and
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    17
  DUMMY  ("\<^raw:\mbox{$\_\!\_$}>")
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    18
(*>*)
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    19
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    20
section {* Introduction *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    21
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    22
text {*
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    23
  Many real-time systems need to support threads involving priorities and
267
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
    24
  locking of resources. Locking of resources ensures mutual exclusion
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    25
  when accessing shared data or devices that cannot be
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    26
  preempted. Priorities allow scheduling of threads that need to
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    27
  finish their work within deadlines.  Unfortunately, both features
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    28
  can interact in subtle ways leading to a problem, called
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    29
  \emph{Priority Inversion}. Suppose three threads having priorities
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    30
  $H$(igh), $M$(edium) and $L$(ow). We would expect that the thread
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    31
  $H$ blocks any other thread with lower priority and itself cannot
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    32
  be blocked by any thread with lower priority. Alas, in a naive
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    33
  implementation of resource looking and priorities this property can
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    34
  be violated. Even worse, $H$ can be delayed indefinitely by
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    35
  threads with lower priorities. For this let $L$ be in the
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    36
  possession of a lock for a resource that also $H$ needs. $H$ must
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    37
  therefore wait for $L$ to exit the critical section and release this
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    38
  lock. The problem is that $L$ might in turn be blocked by any
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    39
  thread with priority $M$, and so $H$ sits there potentially waiting
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    40
  indefinitely. Since $H$ is blocked by threads with lower
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    41
  priorities, the problem is called Priority Inversion. It was first
277
541bfdf1fa36 slight tuning
urbanc
parents: 276
diff changeset
    42
  described in \cite{Lampson80} in the context of the
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    43
  Mesa programming language designed for concurrent programming.
265
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
    44
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
    45
  If the problem of Priority Inversion is ignored, real-time systems
267
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
    46
  can become unpredictable and resulting bugs can be hard to diagnose.
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
    47
  The classic example where this happened is the software that
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    48
  controlled the Mars Pathfinder mission in 1997 \cite{Reeves98}.
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    49
  Once the spacecraft landed, the software shut down at irregular
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    50
  intervals leading to loss of project time as normal operation of the
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    51
  craft could only resume the next day (the mission and data already
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    52
  collected were fortunately not lost, because of a clever system
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    53
  design).  The reason for the shutdowns was that the scheduling
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    54
  software fell victim of Priority Inversion: a low priority thread
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    55
  locking a resource prevented a high priority thread from running in
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    56
  time leading to a system reset. Once the problem was found, it was
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    57
  rectified by enabling the \emph{Priority Inheritance Protocol} (PIP)
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    58
  \cite{Sha90}\footnote{Sha et al.~call it the \emph{Basic Priority
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
    59
  Inheritance Protocol} \cite{Sha90} and others sometimes also call it
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
    60
  \emph{Priority Boosting}.} in the scheduling software.
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    61
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    62
  The idea behind PIP is to let the thread $L$ temporarily inherit
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
    63
  the high priority from $H$ until $L$ leaves the critical section
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    64
  unlocking the resource. This solves the problem of $H$ having to
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    65
  wait indefinitely, because $L$ cannot be blocked by threads having
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    66
  priority $M$. While a few other solutions exist for the Priority
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    67
  Inversion problem, PIP is one that is widely deployed and
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    68
  implemented. This includes VxWorks (a proprietary real-time OS used
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    69
  in the Mars Pathfinder mission, in Boeing's 787 Dreamliner, Honda's
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    70
  ASIMO robot, etc.), but also the POSIX 1003.1c Standard realised for
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    71
  example in libraries for FreeBSD, Solaris and Linux.
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    72
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    73
  One advantage of PIP is that increasing the priority of a thread
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    74
  can be dynamically calculated by the scheduler. This is in contrast
277
541bfdf1fa36 slight tuning
urbanc
parents: 276
diff changeset
    75
  to, for example, \emph{Priority Ceiling} \cite{Sha90}, another
541bfdf1fa36 slight tuning
urbanc
parents: 276
diff changeset
    76
  solution to the Priority Inversion problem, which requires static
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    77
  analysis of the program in order to prevent Priority
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    78
  Inversion. However, there has also been strong criticism against
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    79
  PIP. For instance, PIP cannot prevent deadlocks when lock
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    80
  dependencies are circular, and also blocking times can be
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    81
  substantial (more than just the duration of a critical section).
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    82
  Though, most criticism against PIP centres around unreliable
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    83
  implementations and PIP being too complicated and too inefficient.
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
    84
  For example, Yodaiken writes in \cite{Yodaiken02}:
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    85
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    86
  \begin{quote}
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    87
  \it{}``Priority inheritance is neither efficient nor reliable. Implementations
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    88
  are either incomplete (and unreliable) or surprisingly complex and intrusive.''
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    89
  \end{quote}
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
    90
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    91
  \noindent
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    92
  He suggests to avoid PIP altogether by not allowing critical
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
    93
  sections to be preempted. Unfortunately, this solution does not
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
    94
  help in real-time systems with low latency \emph{requirements}.
278
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
    95
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
    96
  In our opinion, there is clearly a need for investigating correct
278
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
    97
  algorithms for PIP. A few specifications for PIP exist (in English)
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
    98
  and also a few high-level descriptions of implementations (e.g.~in
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
    99
  the textbook \cite[Section 5.6.5]{Vahalia96}), but they help little
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
   100
  with actual implementations. That this is a problem in practise is
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   101
  proved by an email from Baker, who wrote on 13 July 2009 on the Linux
278
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
   102
  Kernel mailing list:
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   103
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   104
  \begin{quote}
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   105
  \it{}``I observed in the kernel code (to my disgust), the Linux PIP
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   106
  implementation is a nightmare: extremely heavy weight, involving
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   107
  maintenance of a full wait-for graph, and requiring updates for a
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   108
  range of events, including priority changes and interruptions of
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   109
  wait operations.''
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   110
  \end{quote}
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   111
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   112
  \noindent
277
541bfdf1fa36 slight tuning
urbanc
parents: 276
diff changeset
   113
  The criticism by Yodaiken, Baker and others suggests to us to look
541bfdf1fa36 slight tuning
urbanc
parents: 276
diff changeset
   114
  again at PIP from a more abstract level (but still concrete enough
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   115
  to inform an implementation), and makes PIP an ideal candidate for a
277
541bfdf1fa36 slight tuning
urbanc
parents: 276
diff changeset
   116
  formal verification. One reason, of course, is that the original
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   117
  presentation of PIP~\cite{Sha90}, despite being informally
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   118
  ``proved'' correct, is actually \emph{flawed}. 
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   119
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   120
  Yodaiken \cite{Yodaiken02} points to a subtlety that had been
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   121
  overlooked in the informal proof by Sha et al. They specify in
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   122
  \cite{Sha90} that after the thread (whose priority has been raised)
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   123
  completes its critical section and releases the lock, it ``returns
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   124
  to its original priority level.'' This leads them to believe that an
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   125
  implementation of PIP is ``rather straightforward''~\cite{Sha90}.
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   126
  Unfortunately, as Yodaiken points out, this behaviour is too
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   127
  simplistic.  Consider the case where the low priority thread $L$
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   128
  locks \emph{two} resources, and two high-priority threads $H$ and
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   129
  $H'$ each wait for one of them.  If $L$ then releases one resource
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   130
  so that $H$, say, can proceed, then we still have Priority Inversion
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   131
  with $H'$ (which waits for the other resource). The correct
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   132
  behaviour for $L$ is to revert to the highest remaining priority of
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   133
  the threads that it blocks. The advantage of formalising the
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   134
  correctness of a high-level specification of PIP in a theorem prover
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   135
  is that such issues clearly show up and cannot be overlooked as in
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   136
  informal reasoning (since we have to analyse all possible behaviours
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   137
  of threads, i.e.~\emph{traces}, that could possibly happen).
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   138
279
7911439863b0 slight polishing
urbanc
parents: 278
diff changeset
   139
  There have been earlier formal investigations into PIP, but ...\cite{Faria08}
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   140
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   141
  vt (valid trace) was introduced earlier, cite
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   142
  
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   143
  distributed PIP
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   144
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   145
  Paulson's method has not been used outside security field, except
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   146
  work by Zhang et al.
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   147
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   148
  no clue about multi-processor case according to \cite{Steinberg10} 
280
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   149
*}
278
3e2c006e7d6c a bit more on the introduction
urbanc
parents: 277
diff changeset
   150
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   151
section {* Formal Model of the Priority Inheritance Protocol *}
267
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
   152
280
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   153
text {*
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   154
  The Priority Inheritance Protocol, short PIP, is a scheduling
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   155
  algorithm for a single-processor system.\footnote{We shall come back
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   156
  later to the case of PIP on multi-processor systems.} Our model of
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   157
  PIP is based on Paulson's inductive approach to protocol
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   158
  verification \cite{Paulson98}, where the \emph{state} of a system is
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   159
  given by a list of events that happened so far.  \emph{Events} fall
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   160
  into five categories defined as the datatype
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   161
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   162
  \begin{isabelle}\ \ \ \ \ %%%
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   163
  \mbox{\begin{tabular}{r@ {\hspace{2mm}}c@ {\hspace{2mm}}l@ {\hspace{7mm}}l}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   164
  \isacommand{datatype} event 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   165
  & @{text "="} & @{term "Create thread priority"}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   166
  & @{text "|"} & @{term "Exit thread"} \\
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   167
  & @{text "|"} & @{term "Set thread priority"} & {\rm reset of the priority for} @{text thread}\\
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   168
  & @{text "|"} & @{term "P thread cs"} & {\rm request of resource} @{text "cs"} {\rm by} @{text "thread"}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   169
  & @{text "|"} & @{term "V thread cs"} & {\rm release of resource} @{text "cs"} {\rm by} @{text "thread"}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   170
  \end{tabular}}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   171
  \end{isabelle}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   172
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   173
  \noindent
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   174
  whereby threads, priorities and (critical) resources are represented
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   175
  as natural numbers. The event @{term Set} models the situation that
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   176
  a thread obtains a new priority given by the programmer or
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   177
  user (for example via the {\tt nice} utility under UNIX).  As in Paulson's work, we
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   178
  need to define functions that allow one to make some observations
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   179
  about states.  One, called @{term threads}, calculates the set of
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   180
  ``live'' threads that we have seen so far in a state:
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   181
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   182
  \begin{isabelle}\ \ \ \ \ %%%
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   183
  \mbox{\begin{tabular}{lcl}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   184
  @{thm (lhs) threads.simps(1)} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   185
    @{thm (rhs) threads.simps(1)}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   186
  @{thm (lhs) threads.simps(2)[where thread="th"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   187
    @{thm (rhs) threads.simps(2)[where thread="th"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   188
  @{thm (lhs) threads.simps(3)[where thread="th"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   189
    @{thm (rhs) threads.simps(3)[where thread="th"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   190
  @{term "threads (DUMMY#s)"} & @{text "\<equiv>"} & @{term "threads s"}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   191
  \end{tabular}}
283
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   192
  \end{isabelle}
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   193
7d2bab099b89 paper updatated
urbanc
parents: 280
diff changeset
   194
  \noindent
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   195
  Another calculates the priority for a thread @{text "th"}, defined as
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   196
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   197
  \begin{isabelle}\ \ \ \ \ %%%
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   198
  \mbox{\begin{tabular}{lcl}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   199
  @{thm (lhs) original_priority.simps(1)[where thread="th"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   200
    @{thm (rhs) original_priority.simps(1)[where thread="th"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   201
  @{thm (lhs) original_priority.simps(2)[where thread="th" and thread'="th'"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   202
    @{thm (rhs) original_priority.simps(2)[where thread="th" and thread'="th'"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   203
  @{thm (lhs) original_priority.simps(3)[where thread="th" and thread'="th'"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   204
    @{thm (rhs) original_priority.simps(3)[where thread="th" and thread'="th'"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   205
  @{term "original_priority th (DUMMY#s)"} & @{text "\<equiv>"} & @{term "original_priority th s"}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   206
  \end{tabular}}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   207
  \end{isabelle}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   208
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   209
  \noindent
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   210
  In this definition we set @{text 0} as the default priority for
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   211
  threads that have not (yet) been created. The last function we need 
285
5920649c5a22 more on paper
urbanc
parents: 284
diff changeset
   212
  calculates the ``time'', or index, at which time a process had its 
5920649c5a22 more on paper
urbanc
parents: 284
diff changeset
   213
  priority set.
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   214
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   215
  \begin{isabelle}\ \ \ \ \ %%%
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   216
  \mbox{\begin{tabular}{lcl}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   217
  @{thm (lhs) birthtime.simps(1)[where thread="th"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   218
    @{thm (rhs) birthtime.simps(1)[where thread="th"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   219
  @{thm (lhs) birthtime.simps(2)[where thread="th" and thread'="th'"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   220
    @{thm (rhs) birthtime.simps(2)[where thread="th" and thread'="th'"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   221
  @{thm (lhs) birthtime.simps(3)[where thread="th" and thread'="th'"]} & @{text "\<equiv>"} & 
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   222
    @{thm (rhs) birthtime.simps(3)[where thread="th" and thread'="th'"]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   223
  @{term "birthtime th (DUMMY#s)"} & @{text "\<equiv>"} & @{term "birthtime th s"}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   224
  \end{tabular}}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   225
  \end{isabelle}
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   226
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   227
  \footnote{Can Precedence be the real birth-time / or must be time precedence last set?}
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   228
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   229
  \noindent
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   230
  A \emph{precedence} of a thread @{text th} in a state @{text s} is a pair of
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   231
  natural numbers defined as
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   232
  
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   233
  \begin{isabelle}\ \ \ \ \ %%%
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   234
  @{thm (rhs) preced_def[where thread="th"]}
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   235
  \end{isabelle}
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   236
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   237
  \noindent
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   238
  The point of precedences is to schedule threads not according to priorities (what should
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   239
  we do in case two threads have the same priority), but according to precedences. 
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   240
  Precedences allow us to always discriminate two threads with equal priority by 
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   241
  tacking into account the time when the priority was last set. We order precedences so 
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   242
  that threads with the same priority get a higher precedence if their priority has been 
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   243
  set earlier, since for such threads it is more urgent to finish. In an impementation
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   244
  this choice would translate to a quite natural a FIFO-scheduling of processes with 
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   245
  the same priority.
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   246
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   247
  Next, we introduce the concept of \emph{waiting queues}. They are
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   248
  lists of threads associated with every resource. The first thread in
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   249
  this list is chosen to be in the one that is in possession of the
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   250
  ``lock'' of the corresponding resource. We model waiting queues as
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   251
  functions, below abbreviated as @{text wq}, taking a resource as
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   252
  argument and returning a list of threads.  This allows us to define
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   253
  when a thread \emph{holds}, respectively \emph{waits}, for a
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   254
  resource @{text cs}.
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   255
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   256
  \begin{isabelle}\ \ \ \ \ %%%
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   257
  \begin{tabular}{@ {}l}
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   258
  @{thm cs_holding_def[where thread="th"]}\\
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   259
  @{thm cs_waiting_def[where thread="th"]}
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   260
  \end{tabular}
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   261
  \end{isabelle}
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   262
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   263
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   264
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   265
  resources
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   266
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   267
  step relation:
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   268
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   269
  \begin{center}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   270
  \begin{tabular}{c}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   271
  @{thm[mode=Rule] thread_create[where thread=th]}\hspace{1cm}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   272
  @{thm[mode=Rule] thread_exit[where thread=th]}\medskip\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   273
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   274
  @{thm[mode=Rule] thread_P[where thread=th]}\medskip\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   275
  @{thm[mode=Rule] thread_V[where thread=th]}\\
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   276
  \end{tabular}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   277
  \end{center}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   278
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   279
  valid state:
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   280
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   281
  \begin{center}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   282
  \begin{tabular}{c}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   283
  @{thm[mode=Axiom] vt_nil[where cs=step]}\hspace{1cm}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   284
  @{thm[mode=Rule] vt_cons[where cs=step]}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   285
  \end{tabular}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   286
  \end{center}
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   287
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   288
280
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   289
  To define events, the identifiers of {\em threads},
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   290
  {\em priority} and {\em critical resources } (abbreviated as @{text "cs"}) 
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   291
  need to be represented. All three are represetned using standard 
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   292
  Isabelle/HOL type @{typ "nat"}:
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   293
*}
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   294
280
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   295
text {*
c91c2dd08599 updated
urbanc
parents: 279
diff changeset
   296
  \bigskip
284
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   297
  The priority inversion phenomenon was first published in
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   298
  \cite{Lampson80}.  The two protocols widely used to eliminate
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   299
  priority inversion, namely PI (Priority Inheritance) and PCE
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   300
  (Priority Ceiling Emulation), were proposed in \cite{Sha90}. PCE is
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   301
  less convenient to use because it requires static analysis of
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   302
  programs. Therefore, PI is more commonly used in
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   303
  practice\cite{locke-july02}. However, as pointed out in the
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   304
  literature, the analysis of priority inheritance protocol is quite
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   305
  subtle\cite{yodaiken-july02}.  A formal analysis will certainly be
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   306
  helpful for us to understand and correctly implement PI. All
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   307
  existing formal analysis of PI
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   308
  \cite{conf/fase/JahierHR09,WellingsBSB07,Faria08} are based on the
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   309
  model checking technology. Because of the state explosion problem,
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   310
  model check is much like an exhaustive testing of finite models with
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   311
  limited size.  The results obtained can not be safely generalized to
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   312
  models with arbitrarily large size. Worse still, since model
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   313
  checking is fully automatic, it give little insight on why the
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   314
  formal model is correct. It is therefore definitely desirable to
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   315
  analyze PI using theorem proving, which gives more general results
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   316
  as well as deeper insight. And this is the purpose of this paper
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   317
  which gives a formal analysis of PI in the interactive theorem
d296cb127fcb more on paper
urbanc
parents: 283
diff changeset
   318
  prover Isabelle using Higher Order Logic (HOL). The formalization
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   319
  focuses on on two issues:
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   320
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   321
  \begin{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   322
  \item The correctness of the protocol model itself. A series of desirable properties is 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   323
    derived until we are fully convinced that the formal model of PI does 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   324
    eliminate priority inversion. And a better understanding of PI is so obtained 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   325
    in due course. For example, we find through formalization that the choice of 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   326
    next thread to take hold when a 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   327
    resource is released is irrelevant for the very basic property of PI to hold. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   328
    A point never mentioned in literature. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   329
  \item The correctness of the implementation. A series of properties is derived the meaning 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   330
    of which can be used as guidelines on how PI can be implemented efficiently and correctly. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   331
  \end{enumerate} 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   332
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   333
  The rest of the paper is organized as follows: Section \ref{overview} gives an overview 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   334
  of PI. Section \ref{model} introduces the formal model of PI. Section \ref{general} 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   335
  discusses a series of basic properties of PI. Section \ref{extension} shows formally 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   336
  how priority inversion is controlled by PI. Section \ref{implement} gives properties 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   337
  which can be used for guidelines of implementation. Section \ref{related} discusses 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   338
  related works. Section \ref{conclusion} concludes the whole paper.
265
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   339
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   340
  The basic priority inheritance protocol has two problems:
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   341
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   342
  It does not prevent a deadlock from happening in a program with circular lock dependencies.
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   343
  
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   344
  A chain of blocking may be formed; blocking duration can be substantial, though bounded.
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   345
265
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   346
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   347
  Contributions
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   348
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   349
  Despite the wide use of Priority Inheritance Protocol in real time operating
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   350
  system, it's correctness has never been formally proved and mechanically checked. 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   351
  All existing verification are based on model checking technology. Full automatic
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   352
  verification gives little help to understand why the protocol is correct. 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   353
  And results such obtained only apply to models of limited size. 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   354
  This paper presents a formal verification based on theorem proving. 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   355
  Machine checked formal proof does help to get deeper understanding. We found 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   356
  the fact which is not mentioned in the literature, that the choice of next 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   357
  thread to take over when an critical resource is release does not affect the correctness
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   358
  of the protocol. The paper also shows how formal proof can help to construct 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   359
  correct and efficient implementation.\bigskip 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   360
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   361
*}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   362
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   363
section {* An overview of priority inversion and priority inheritance \label{overview} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   364
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   365
text {*
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   366
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   367
  Priority inversion refers to the phenomenon when a thread with high priority is blocked 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   368
  by a thread with low priority. Priority happens when the high priority thread requests 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   369
  for some critical resource already taken by the low priority thread. Since the high 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   370
  priority thread has to wait for the low priority thread to complete, it is said to be 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   371
  blocked by the low priority thread. Priority inversion might prevent high priority 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   372
  thread from fulfill its task in time if the duration of priority inversion is indefinite 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   373
  and unpredictable. Indefinite priority inversion happens when indefinite number 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   374
  of threads with medium priorities is activated during the period when the high 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   375
  priority thread is blocked by the low priority thread. Although these medium 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   376
  priority threads can not preempt the high priority thread directly, they are able 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   377
  to preempt the low priority threads and cause it to stay in critical section for 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   378
  an indefinite long duration. In this way, the high priority thread may be blocked indefinitely. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   379
  
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   380
  Priority inheritance is one protocol proposed to avoid indefinite priority inversion. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   381
  The basic idea is to let the high priority thread donate its priority to the low priority 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   382
  thread holding the critical resource, so that it will not be preempted by medium priority 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   383
  threads. The thread with highest priority will not be blocked unless it is requesting 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   384
  some critical resource already taken by other threads. Viewed from a different angle, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   385
  any thread which is able to block the highest priority threads must already hold some 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   386
  critical resource. Further more, it must have hold some critical resource at the 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   387
  moment the highest priority is created, otherwise, it may never get change to run and 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   388
  get hold. Since the number of such resource holding lower priority threads is finite, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   389
  if every one of them finishes with its own critical section in a definite duration, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   390
  the duration the highest priority thread is blocked is definite as well. The key to 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   391
  guarantee lower priority threads to finish in definite is to donate them the highest 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   392
  priority. In such cases, the lower priority threads is said to have inherited the 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   393
  highest priority. And this explains the name of the protocol: 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   394
  {\em Priority Inheritance} and how Priority Inheritance prevents indefinite delay.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   395
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   396
  The objectives of this paper are:
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   397
  \begin{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   398
  \item Build the above mentioned idea into formal model and prove a series of properties 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   399
    until we are convinced that the formal model does fulfill the original idea. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   400
  \item Show how formally derived properties can be used as guidelines for correct 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   401
    and efficient implementation.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   402
  \end{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   403
  The proof is totally formal in the sense that every detail is reduced to the 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   404
  very first principles of Higher Order Logic. The nature of interactive theorem 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   405
  proving is for the human user to persuade computer program to accept its arguments. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   406
  A clear and simple understanding of the problem at hand is both a prerequisite and a 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   407
  byproduct of such an effort, because everything has finally be reduced to the very 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   408
  first principle to be checked mechanically. The former intuitive explanation of 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   409
  Priority Inheritance is just such a byproduct. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   410
  *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   411
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   412
section {* Formal model of Priority Inheritance \label{model} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   413
text {*
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   414
  \input{../../generated/PrioGDef}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   415
*}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   416
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   417
section {* General properties of Priority Inheritance \label{general} *}
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   418
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   419
text {*
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   420
  The following are several very basic prioprites:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   421
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   422
  \item All runing threads must be ready (@{text "runing_ready"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   423
          @{thm[display] "runing_ready"}  
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   424
  \item All ready threads must be living (@{text "readys_threads"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   425
          @{thm[display] "readys_threads"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   426
  \item There are finite many living threads at any moment (@{text "finite_threads"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   427
          @{thm[display] "finite_threads"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   428
  \item Every waiting queue does not contain duplcated elements (@{text "wq_distinct"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   429
          @{thm[display] "wq_distinct"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   430
  \item All threads in waiting queues are living threads (@{text "wq_threads"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   431
          @{thm[display] "wq_threads"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   432
  \item The event which can get a thread into waiting queue must be @{term "P"}-events
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   433
         (@{text "block_pre"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   434
          @{thm[display] "block_pre"}   
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   435
  \item A thread may never wait for two different critical resources
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   436
         (@{text "waiting_unique"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   437
          @{thm[display] waiting_unique[of _ _ "cs\<^isub>1" "cs\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   438
  \item Every resource can only be held by one thread
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   439
         (@{text "held_unique"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   440
          @{thm[display] held_unique[of _ "th\<^isub>1" _ "th\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   441
  \item Every living thread has an unique precedence
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   442
         (@{text "preced_unique"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   443
          @{thm[display] preced_unique[of "th\<^isub>1" _ "th\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   444
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   445
*}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   446
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   447
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   448
  The following lemmas show how RAG is changed with the execution of events:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   449
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   450
  \item Execution of @{term "Set"} does not change RAG (@{text "depend_set_unchanged"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   451
    @{thm[display] depend_set_unchanged}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   452
  \item Execution of @{term "Create"} does not change RAG (@{text "depend_create_unchanged"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   453
    @{thm[display] depend_create_unchanged}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   454
  \item Execution of @{term "Exit"} does not change RAG (@{text "depend_exit_unchanged"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   455
    @{thm[display] depend_exit_unchanged}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   456
  \item Execution of @{term "P"} (@{text "step_depend_p"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   457
    @{thm[display] step_depend_p}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   458
  \item Execution of @{term "V"} (@{text "step_depend_v"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   459
    @{thm[display] step_depend_v}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   460
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   461
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   462
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   463
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   464
  These properties are used to derive the following important results about RAG:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   465
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   466
  \item RAG is loop free (@{text "acyclic_depend"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   467
  @{thm [display] acyclic_depend}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   468
  \item RAGs are finite (@{text "finite_depend"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   469
  @{thm [display] finite_depend}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   470
  \item Reverse paths in RAG are well founded (@{text "wf_dep_converse"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   471
  @{thm [display] wf_dep_converse}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   472
  \item The dependence relation represented by RAG has a tree structure (@{text "unique_depend"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   473
  @{thm [display] unique_depend[of _ _ "n\<^isub>1" "n\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   474
  \item All threads in RAG are living threads 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   475
    (@{text "dm_depend_threads"} and @{text "range_in"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   476
    @{thm [display] dm_depend_threads range_in}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   477
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   478
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   479
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   480
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   481
  The following lemmas show how every node in RAG can be chased to ready threads:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   482
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   483
  \item Every node in RAG can be chased to a ready thread (@{text "chain_building"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   484
    @{thm [display] chain_building[rule_format]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   485
  \item The ready thread chased to is unique (@{text "dchain_unique"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   486
    @{thm [display] dchain_unique[of _ _ "th\<^isub>1" "th\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   487
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   488
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   489
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   490
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   491
  Properties about @{term "next_th"}:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   492
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   493
  \item The thread taking over is different from the thread which is releasing
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   494
  (@{text "next_th_neq"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   495
  @{thm [display] next_th_neq}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   496
  \item The thread taking over is unique
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   497
  (@{text "next_th_unique"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   498
  @{thm [display] next_th_unique[of _ _ _ "th\<^isub>1" "th\<^isub>2"]}  
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   499
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   500
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   501
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   502
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   503
  Some deeper results about the system:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   504
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   505
  \item There can only be one running thread (@{text "runing_unique"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   506
  @{thm [display] runing_unique[of _ "th\<^isub>1" "th\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   507
  \item The maximum of @{term "cp"} and @{term "preced"} are equal (@{text "max_cp_eq"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   508
  @{thm [display] max_cp_eq}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   509
  \item There must be one ready thread having the max @{term "cp"}-value 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   510
  (@{text "max_cp_readys_threads"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   511
  @{thm [display] max_cp_readys_threads}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   512
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   513
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   514
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   515
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   516
  The relationship between the count of @{text "P"} and @{text "V"} and the number of 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   517
  critical resources held by a thread is given as follows:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   518
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   519
  \item The @{term "V"}-operation decreases the number of critical resources 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   520
    one thread holds (@{text "cntCS_v_dec"})
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   521
     @{thm [display]  cntCS_v_dec}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   522
  \item The number of @{text "V"} never exceeds the number of @{text "P"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   523
    (@{text "cnp_cnv_cncs"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   524
    @{thm [display]  cnp_cnv_cncs}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   525
  \item The number of @{text "V"} equals the number of @{text "P"} when 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   526
    the relevant thread is not living:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   527
    (@{text "cnp_cnv_eq"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   528
    @{thm [display]  cnp_cnv_eq}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   529
  \item When a thread is not living, it does not hold any critical resource 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   530
    (@{text "not_thread_holdents"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   531
    @{thm [display] not_thread_holdents}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   532
  \item When the number of @{text "P"} equals the number of @{text "V"}, the relevant 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   533
    thread does not hold any critical resource, therefore no thread can depend on it
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   534
    (@{text "count_eq_dependents"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   535
    @{thm [display] count_eq_dependents}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   536
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   537
  *}
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   538
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   539
section {* Key properties \label{extension} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   540
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   541
(*<*)
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   542
context extend_highest_gen
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   543
begin
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   544
(*>*)
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   545
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   546
text {*
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   547
  The essential of {\em Priority Inheritance} is to avoid indefinite priority inversion. For this 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   548
  purpose, we need to investigate what happens after one thread takes the highest precedence. 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   549
  A locale is used to describe such a situation, which assumes:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   550
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   551
  \item @{term "s"} is a valid state (@{text "vt_s"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   552
    @{thm  vt_s}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   553
  \item @{term "th"} is a living thread in @{term "s"} (@{text "threads_s"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   554
    @{thm threads_s}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   555
  \item @{term "th"} has the highest precedence in @{term "s"} (@{text "highest"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   556
    @{thm highest}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   557
  \item The precedence of @{term "th"} is @{term "Prc prio tm"} (@{text "preced_th"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   558
    @{thm preced_th}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   559
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   560
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   561
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   562
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   563
  Under these assumptions, some basic priority can be derived for @{term "th"}:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   564
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   565
  \item The current precedence of @{term "th"} equals its own precedence (@{text "eq_cp_s_th"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   566
    @{thm [display] eq_cp_s_th}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   567
  \item The current precedence of @{term "th"} is the highest precedence in 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   568
    the system (@{text "highest_cp_preced"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   569
    @{thm [display] highest_cp_preced}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   570
  \item The precedence of @{term "th"} is the highest precedence 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   571
    in the system (@{text "highest_preced_thread"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   572
    @{thm [display] highest_preced_thread}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   573
  \item The current precedence of @{term "th"} is the highest current precedence 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   574
    in the system (@{text "highest'"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   575
    @{thm [display] highest'}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   576
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   577
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   578
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   579
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   580
  To analysis what happens after state @{term "s"} a sub-locale is defined, which 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   581
  assumes:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   582
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   583
  \item @{term "t"} is a valid extension of @{term "s"} (@{text "vt_t"}): @{thm vt_t}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   584
  \item Any thread created in @{term "t"} has priority no higher than @{term "prio"}, therefore
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   585
    its precedence can not be higher than @{term "th"},  therefore
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   586
    @{term "th"} remain to be the one with the highest precedence
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   587
    (@{text "create_low"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   588
    @{thm [display] create_low}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   589
  \item Any adjustment of priority in 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   590
    @{term "t"} does not happen to @{term "th"} and 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   591
    the priority set is no higher than @{term "prio"}, therefore
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   592
    @{term "th"} remain to be the one with the highest precedence (@{text "set_diff_low"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   593
    @{thm [display] set_diff_low}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   594
  \item Since we are investigating what happens to @{term "th"}, it is assumed 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   595
    @{term "th"} does not exit during @{term "t"} (@{text "exit_diff"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   596
    @{thm [display] exit_diff}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   597
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   598
*}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   599
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   600
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   601
  All these assumptions are put into a predicate @{term "extend_highest_gen"}. 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   602
  It can be proved that @{term "extend_highest_gen"} holds 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   603
  for any moment @{text "i"} in it @{term "t"} (@{text "red_moment"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   604
  @{thm [display] red_moment}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   605
  
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   606
  From this, an induction principle can be derived for @{text "t"}, so that 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   607
  properties already derived for @{term "t"} can be applied to any prefix 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   608
  of @{text "t"} in the proof of new properties 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   609
  about @{term "t"} (@{text "ind"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   610
  \begin{center}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   611
  @{thm[display] ind}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   612
  \end{center}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   613
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   614
  The following properties can be proved about @{term "th"} in @{term "t"}:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   615
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   616
  \item In @{term "t"}, thread @{term "th"} is kept live and its 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   617
    precedence is preserved as well
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   618
    (@{text "th_kept"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   619
    @{thm [display] th_kept}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   620
  \item In @{term "t"}, thread @{term "th"}'s precedence is always the maximum among 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   621
    all living threads
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   622
    (@{text "max_preced"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   623
    @{thm [display] max_preced}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   624
  \item In @{term "t"}, thread @{term "th"}'s current precedence is always the maximum precedence
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   625
    among all living threads
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   626
    (@{text "th_cp_max_preced"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   627
    @{thm [display] th_cp_max_preced}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   628
  \item In @{term "t"}, thread @{term "th"}'s current precedence is always the maximum current 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   629
    precedence among all living threads
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   630
    (@{text "th_cp_max"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   631
    @{thm [display] th_cp_max}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   632
  \item In @{term "t"}, thread @{term "th"}'s current precedence equals its precedence at moment 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   633
    @{term "s"}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   634
    (@{text "th_cp_preced"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   635
    @{thm [display] th_cp_preced}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   636
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   637
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   638
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   639
text {* \noindent
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   640
  The main theorem of this part is to characterizing the running thread during @{term "t"} 
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   641
  (@{text "runing_inversion_2"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   642
  @{thm [display] runing_inversion_2}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   643
  According to this, if a thread is running, it is either @{term "th"} or was
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   644
  already live and held some resource 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   645
  at moment @{text "s"} (expressed by: @{text "cntV s th' < cntP s th'"}).
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   646
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   647
  Since there are only finite many threads live and holding some resource at any moment,
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   648
  if every such thread can release all its resources in finite duration, then after finite
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   649
  duration, none of them may block @{term "th"} anymore. So, no priority inversion may happen
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   650
  then.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   651
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   652
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   653
(*<*)
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   654
end
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   655
(*>*)
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   656
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   657
section {* Properties to guide implementation \label{implement} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   658
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   659
text {*
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   660
  The properties (especially @{text "runing_inversion_2"}) convinced us that the model defined 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   661
  in Section \ref{model} does prevent indefinite priority inversion and therefore fulfills 
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   662
  the fundamental requirement of Priority Inheritance protocol. Another purpose of this paper 
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   663
  is to show how this model can be used to guide a concrete implementation. As discussed in
276
a821434474c9 more on intro
urbanc
parents: 275
diff changeset
   664
  Section 5.6.5 of \cite{Vahalia96}, the implementation of Priority Inheritance in Solaris 
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   665
  uses sophisticated linking data structure. Except discussing two scenarios to show how
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   666
  the data structure should be manipulated, a lot of details of the implementation are missing. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   667
  In \cite{Faria08,conf/fase/JahierHR09,WellingsBSB07} the protocol is described formally 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   668
  using different notations, but little information is given on how this protocol can be 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   669
  implemented efficiently, especially there is no information on how these data structure 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   670
  should be manipulated. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   671
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   672
  Because the scheduling of threads is based on current precedence, 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   673
  the central issue in implementation of Priority Inheritance is how to compute the precedence
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   674
  correctly and efficiently. As long as the precedence is correct, it is very easy to 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   675
  modify the scheduling algorithm to select the correct thread to execute. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   676
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   677
  First, it can be proved that the computation of current precedence @{term "cp"} of a threads
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   678
  only involves its children (@{text "cp_rec"}):
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   679
  @{thm [display] cp_rec} 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   680
  where @{term "children s th"} represents the set of children of @{term "th"} in the current
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   681
  RAG: 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   682
  \[
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   683
  @{thm (lhs) children_def} @{text "\<equiv>"} @{thm (rhs) children_def}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   684
  \]
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   685
  where the definition of @{term "child"} is: 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   686
  \[ @{thm (lhs) child_def} @{text "\<equiv>"}  @{thm (rhs) child_def}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   687
  \]
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   688
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   689
  The aim of this section is to fill the missing details of how current precedence should
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   690
  be changed with the happening of events, with each event type treated by one subsection,
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   691
  where the computation of @{term "cp"} uses lemma @{text "cp_rec"}.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   692
  *}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   693
 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   694
subsection {* Event @{text "Set th prio"} *}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   695
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   696
(*<*)
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   697
context step_set_cps
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   698
begin
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   699
(*>*)
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   700
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   701
text {*
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   702
  The context under which event @{text "Set th prio"} happens is formalized as follows:
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   703
  \begin{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   704
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   705
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   706
      event @{text "Set th prio"} is eligible to happen under state @{term "s'"} and
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   707
      state @{term "s'"} is a valid state.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   708
  \end{enumerate}
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   709
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   710
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   711
text {* \noindent
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   712
  Under such a context, we investigated how the current precedence @{term "cp"} of 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   713
  threads change from state @{term "s'"} to @{term "s"} and obtained the following
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   714
  conclusions:
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   715
  \begin{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   716
  %% \item The RAG does not change (@{text "eq_dep"}): @{thm "eq_dep"}.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   717
  \item All threads with no dependence relation with thread @{term "th"} have their
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   718
    @{term "cp"}-value unchanged (@{text "eq_cp"}):
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   719
    @{thm [display] eq_cp}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   720
    This lemma implies the @{term "cp"}-value of @{term "th"}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   721
    and those threads which have a dependence relation with @{term "th"} might need
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   722
    to be recomputed. The way to do this is to start from @{term "th"} 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   723
    and follow the @{term "depend"}-chain to recompute the @{term "cp"}-value of every 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   724
    encountered thread using lemma @{text "cp_rec"}. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   725
    Since the @{term "depend"}-relation is loop free, this procedure 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   726
    can always stop. The the following lemma shows this procedure actually could stop earlier.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   727
  \item The following two lemma shows, if a thread the re-computation of which
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   728
    gives an unchanged @{term "cp"}-value, the procedure described above can stop. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   729
    \begin{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   730
      \item Lemma @{text "eq_up_self"} shows if the re-computation of
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   731
        @{term "th"}'s @{term "cp"} gives the same result, the procedure can stop:
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   732
        @{thm [display] eq_up_self}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   733
      \item Lemma @{text "eq_up"}) shows if the re-computation at intermediate threads
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   734
        gives unchanged result, the procedure can stop:
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   735
        @{thm [display] eq_up}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   736
  \end{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   737
  \end{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   738
  *}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   739
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   740
(*<*)
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   741
end
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   742
(*>*)
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   743
272
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   744
subsection {* Event @{text "V th cs"} *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   745
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   746
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   747
context step_v_cps_nt
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   748
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   749
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   750
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   751
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   752
  The context under which event @{text "V th cs"} happens is formalized as follows:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   753
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   754
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   755
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   756
      event @{text "V th cs"} is eligible to happen under state @{term "s'"} and
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   757
      state @{term "s'"} is a valid state.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   758
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   759
  *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   760
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   761
text {* \noindent
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   762
  Under such a context, we investigated how the current precedence @{term "cp"} of 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   763
  threads change from state @{term "s'"} to @{term "s"}. 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   764
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   765
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   766
  Two subcases are considerted, 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   767
  where the first is that there exits @{term "th'"} 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   768
  such that 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   769
  @{thm [display] nt} 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   770
  holds, which means there exists a thread @{term "th'"} to take over
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   771
  the resource release by thread @{term "th"}. 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   772
  In this sub-case, the following results are obtained:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   773
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   774
  \item The change of RAG is given by lemma @{text "depend_s"}: 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   775
  @{thm [display] "depend_s"}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   776
  which shows two edges are removed while one is added. These changes imply how
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   777
  the current precedences should be re-computed.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   778
  \item First all threads different from @{term "th"} and @{term "th'"} have their
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   779
  @{term "cp"}-value kept, therefore do not need a re-computation
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   780
  (@{text "cp_kept"}): @{thm [display] cp_kept}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   781
  This lemma also implies, only the @{term "cp"}-values of @{term "th"} and @{term "th'"}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   782
  need to be recomputed.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   783
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   784
  *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   785
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   786
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   787
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   788
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   789
context step_v_cps_nnt
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   790
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   791
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   792
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   793
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   794
  The other sub-case is when for all @{text "th'"}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   795
  @{thm [display] nnt}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   796
  holds, no such thread exists. The following results can be obtained for this 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   797
  sub-case:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   798
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   799
  \item The change of RAG is given by lemma @{text "depend_s"}:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   800
  @{thm [display] depend_s}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   801
  which means only one edge is removed.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   802
  \item In this case, no re-computation is needed (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   803
  @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   804
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   805
  *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   806
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   807
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   808
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   809
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   810
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   811
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   812
subsection {* Event @{text "P th cs"} *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   813
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   814
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   815
context step_P_cps_e
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   816
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   817
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   818
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   819
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   820
  The context under which event @{text "P th cs"} happens is formalized as follows:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   821
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   822
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   823
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   824
      event @{text "P th cs"} is eligible to happen under state @{term "s'"} and
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   825
      state @{term "s'"} is a valid state.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   826
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   827
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   828
  This case is further divided into two sub-cases. The first is when @{thm ee} holds.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   829
  The following results can be obtained:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   830
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   831
  \item One edge is added to the RAG (@{text "depend_s"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   832
    @{thm [display] depend_s}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   833
  \item No re-computation is needed (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   834
    @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   835
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   836
*}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   837
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   838
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   839
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   840
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   841
context step_P_cps_ne
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   842
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   843
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   844
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   845
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   846
  The second is when @{thm ne} holds.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   847
  The following results can be obtained:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   848
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   849
  \item One edge is added to the RAG (@{text "depend_s"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   850
    @{thm [display] depend_s}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   851
  \item Threads with no dependence relation with @{term "th"} do not need a re-computation
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   852
    of their @{term "cp"}-values (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   853
    @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   854
    This lemma implies all threads with a dependence relation with @{term "th"} may need 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   855
    re-computation.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   856
  \item Similar to the case of @{term "Set"}, the computation procedure could stop earlier
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   857
    (@{text "eq_up"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   858
    @{thm [display] eq_up}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   859
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   860
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   861
  *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   862
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   863
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   864
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   865
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   866
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   867
subsection {* Event @{text "Create th prio"} *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   868
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   869
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   870
context step_create_cps
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   871
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   872
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   873
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   874
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   875
  The context under which event @{text "Create th prio"} happens is formalized as follows:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   876
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   877
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   878
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   879
      event @{text "Create th prio"} is eligible to happen under state @{term "s'"} and
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   880
      state @{term "s'"} is a valid state.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   881
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   882
  The following results can be obtained under this context:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   883
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   884
  \item The RAG does not change (@{text "eq_dep"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   885
    @{thm [display] eq_dep}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   886
  \item All threads other than @{term "th"} do not need re-computation (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   887
    @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   888
  \item The @{term "cp"}-value of @{term "th"} equals its precedence 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   889
    (@{text "eq_cp_th"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   890
    @{thm [display] eq_cp_th}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   891
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   892
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   893
*}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   894
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   895
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   896
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   897
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   898
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   899
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   900
subsection {* Event @{text "Exit th"} *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   901
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   902
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   903
context step_exit_cps
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   904
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   905
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   906
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   907
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   908
  The context under which event @{text "Exit th"} happens is formalized as follows:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   909
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   910
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   911
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   912
      event @{text "Exit th"} is eligible to happen under state @{term "s'"} and
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   913
      state @{term "s'"} is a valid state.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   914
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   915
  The following results can be obtained under this context:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   916
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   917
  \item The RAG does not change (@{text "eq_dep"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   918
    @{thm [display] eq_dep}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   919
  \item All threads other than @{term "th"} do not need re-computation (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   920
    @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   921
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   922
  Since @{term th} does not live in state @{term "s"}, there is no need to compute 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   923
  its @{term cp}-value.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   924
*}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   925
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   926
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   927
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   928
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   929
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   930
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   931
section {* Related works \label{related} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   932
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   933
text {*
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   934
  \begin{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   935
  \item {\em Integrating Priority Inheritance Algorithms in the Real-Time Specification for Java}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   936
    \cite{WellingsBSB07} models and verifies the combination of Priority Inheritance (PI) and 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   937
    Priority Ceiling Emulation (PCE) protocols in the setting of Java virtual machine 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   938
    using extended Timed Automata(TA) formalism of the UPPAAL tool. Although a detailed 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   939
    formal model of combined PI and PCE is given, the number of properties is quite 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   940
    small and the focus is put on the harmonious working of PI and PCE. Most key features of PI 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   941
    (as well as PCE) are not shown. Because of the limitation of the model checking technique
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   942
    used there, properties are shown only for a small number of scenarios. Therefore, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   943
    the verification does not show the correctness of the formal model itself in a 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   944
    convincing way.  
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   945
  \item {\em Formal Development of Solutions for Real-Time Operating Systems with TLA+/TLC}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   946
    \cite{Faria08}. A formal model of PI is given in TLA+. Only 3 properties are shown 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   947
    for PI using model checking. The limitation of model checking is intrinsic to the work.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   948
  \item {\em Synchronous modeling and validation of priority inheritance schedulers}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   949
    \cite{conf/fase/JahierHR09}. Gives a formal model
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   950
    of PI and PCE in AADL (Architecture Analysis \& Design Language) and checked 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   951
    several properties using model checking. The number of properties shown there is 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   952
    less than here and the scale is also limited by the model checking technique. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   953
  \item {\em The Priority Ceiling Protocol: Formalization and Analysis Using PVS}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   954
    \cite{dutertre99b}. Formalized another protocol for Priority Inversion in the 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   955
    interactive theorem proving system PVS.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   956
\end{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   957
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   958
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   959
  There are several works on inversion avoidance:
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   960
  \begin{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   961
  \item {\em Solving the group priority inversion problem in a timed asynchronous system}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   962
    \cite{Wang:2002:SGP}. The notion of Group Priority Inversion is introduced. The main 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   963
    strategy is still inversion avoidance. The method is by reordering requests 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   964
    in the setting of Client-Server.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   965
  \item {\em A Formalization of Priority Inversion} \cite{journals/rts/BabaogluMS93}. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   966
    Formalized the notion of Priority 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   967
    Inversion and proposes methods to avoid it. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   968
  \end{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   969
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   970
  {\em Examples of inaccurate specification of the protocol ???}.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   971
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   972
*}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   973
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   974
section {* Conclusions \label{conclusion} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   975
286
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   976
text {*
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   977
  The work in this paper only deals with single CPU configurations. The
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   978
  "one CPU" assumption is essential for our formalisation, because the
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   979
  main lemma fails in multi-CPU configuration. The lemma says that any
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   980
  runing thead must be the one with the highest prioirty or already held
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   981
  some resource when the highest priority thread was initiated. When
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   982
  there are multiple CPUs, it may well be the case that a threads did
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   983
  not hold any resource when the highest priority thread was initiated,
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   984
  but that thread still runs after that moment on a separate CPU. In
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   985
  this way, the main lemma does not hold anymore.
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   986
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   987
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   988
  There are some works deals with priority inversion in multi-CPU
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   989
  configurations[???], but none of them have given a formal correctness
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   990
  proof. The extension of our formal proof to deal with multi-CPU
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   991
  configurations is not obvious. One possibility, as suggested in paper
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   992
  [???], is change our formal model (the defiintion of "schs") to give
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   993
  the released resource to the thread with the highest prioirty. In this
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   994
  way, indefinite prioirty inversion can be avoided, but for a quite
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   995
  different reason from the one formalized in this paper (because the
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   996
  "mail lemma" will be different). This means a formal correctness proof
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   997
  for milt-CPU configuration would be quite different from the one given
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   998
  in this paper. The solution of prioirty inversion problem in mult-CPU
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
   999
  configurations is a different problem which needs different solutions
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1000
  which is outside the scope of this paper.
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1001
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1002
*}
572f202659ff corrections by Xingyuan
urbanc
parents: 285
diff changeset
  1003
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1004
(*<*)
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1005
end
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
  1006
(*>*)