prio/Paper/Paper.thy
author urbanc
Wed, 01 Feb 2012 17:46:36 +0000
changeset 276 a821434474c9
parent 275 22b6bd498419
child 277 541bfdf1fa36
permissions -rwxr-xr-x
more on intro
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
     1
(*<*)
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
     2
theory Paper
272
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
     3
imports CpsG ExtGG (* "~~/src/HOL/Library/LaTeXsugar" *) LaTeXsugar
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
     4
begin
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
     5
ML {*
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
     6
  open Printer;
272
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
     7
  show_question_marks_default := false;
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
     8
  *}
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
     9
(*>*)
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    10
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    11
section {* Introduction *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    12
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    13
text {*
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
    14
  Many real-time systems need to support processes with priorities and
267
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
    15
  locking of resources. Locking of resources ensures mutual exclusion
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    16
  when accessing shared data or devices that cannot be
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    17
  preempted. Priorities allow scheduling of processes that need to
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    18
  finish their work within deadlines.  Unfortunately, both features
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    19
  can interact in subtle ways leading to a problem, called
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    20
  \emph{Priority Inversion}. Suppose three processes having priorities
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    21
  $H$(igh), $M$(edium) and $L$(ow). We would expect that the process
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    22
  $H$ blocks any other process with lower priority and itself cannot
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    23
  be blocked by any process with lower priority. Alas, in a naive
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    24
  implementation of resource looking and priorities this property can
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    25
  be violated. Even worse, $H$ can be delayed indefinitely by
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    26
  processes with lower priorities. For this let $L$ be in the
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    27
  possession of a lock for a resource that also $H$ needs. $H$ must
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    28
  therefore wait for $L$ to exit the critical section and release this
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    29
  lock. The problem is that $L$ might in turn be blocked by any
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    30
  process with priority $M$, and so $H$ sits there potentially waiting
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    31
  indefinitely. Since $H$ is blocked by processes with lower
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    32
  priorities, the problem is called Priority Inversion. It was first
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    33
  described in \cite{Lampson:Redell:cacm:1980} in the context of the
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    34
  Mesa programming language designed for concurrent programming.
265
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
    35
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
    36
  If the problem of Priority Inversion is ignored, real-time systems
267
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
    37
  can become unpredictable and resulting bugs can be hard to diagnose.
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
    38
  The classic example where this happened is the software that
268
1baf8d0c7093 more text
urbanc
parents: 267
diff changeset
    39
  controlled the Mars Pathfinder mission in 1997
1baf8d0c7093 more text
urbanc
parents: 267
diff changeset
    40
  \cite{Reeves-Glenn-1998}.  Once the spacecraft landed, the software
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    41
  shut down at irregular intervals leading to loss of project time as
268
1baf8d0c7093 more text
urbanc
parents: 267
diff changeset
    42
  normal operation of the craft could only resume the next day (the
270
d98435b93063 slight polishing
urbanc
parents: 268
diff changeset
    43
  mission and data already collected were fortunately not lost, because
268
1baf8d0c7093 more text
urbanc
parents: 267
diff changeset
    44
  of a clever system design).  The reason for the shutdowns was that
271
78523b3ae2ad spell check
urbanc
parents: 270
diff changeset
    45
  the scheduling software fell victim of Priority Inversion: a low
268
1baf8d0c7093 more text
urbanc
parents: 267
diff changeset
    46
  priority task locking a resource prevented a high priority process
270
d98435b93063 slight polishing
urbanc
parents: 268
diff changeset
    47
  from running in time leading to a system reset. Once the problem was found,
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    48
  it was rectified by enabling the \emph{Priority Inheritance Protocol} 
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    49
  (PIP) \cite{journals/tc/ShaRL90} in the scheduling software.
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
    50
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    51
  The idea behind PIP is to let the process $L$ temporarily
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    52
  inherit the high priority from $H$ until $L$ leaves the critical
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    53
  section unlocking the resource. This solves the problem of $H$
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    54
  having to wait indefinitely, because $L$ cannot, for example, be
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    55
  blocked by processes having priority $M$. While a few other
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    56
  solutions exist for the Priority Inversion problem
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    57
  \cite{Lampson:Redell:cacm:1980}, PIP is one that is widely deployed
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    58
  and implemented. This includes VxWorks (a proprietary real-time OS
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    59
  used in the Mars Pathfinder mission, in Boeing's 787 Dreamliner,
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    60
  Honda's ASIMO robot, etc.), but also the POSIX 1003.1c Standard
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    61
  realised for example in libraries for FreeBSD, Solaris and Linux.
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    62
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    63
  One advantage of PIP is that increasing the priority of a process
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    64
  can be dynamically calculated by the scheduler. This is in contrast
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    65
  to, for example, \emph{Priority Ceiling}, another solution to the
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    66
  Priority Inversion problem, which requires static analysis of the
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    67
  program in order to be helpful. However, there has also been strong
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    68
  criticism against PIP. For instance, PIP cannot prevent deadlocks,
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    69
  and also blocking times can be substantial (more than just the
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    70
  duration of a critical section).  Though, most criticism against PIP
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    71
  centres around unreliable implementations and around PIP being
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    72
  too complicated and too inefficient.  For example, Yodaiken writes in \cite{Yodaiken02}:
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    73
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    74
  \begin{quote}
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    75
  \it{}``Priority inheritance is neither efficient nor reliable. Implementations
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    76
  are either incomplete (and unreliable) or surprisingly complex and intrusive.''
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    77
  \end{quote}
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
    78
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    79
  \noindent
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    80
  He suggests to avoid PIP altogether by not allowing critical
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    81
  sections to be preempted. While this was a sensible solution in
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    82
  2002, in our modern multiprocessor world, this seems out of date.
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    83
  However, there is clearly a need for investigating correct and
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    84
  efficient algorithms for PIP. A few specifications for PIP exist (in
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    85
  English) and also a few high-level descriptions of implementations
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    86
  (e.g.~in the textbook \cite[Section 5.6.5]{Vahalia96}), but they help little with
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    87
  actual implementations. That this is a problem in practise is proved
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    88
  by an email from Baker, who wrote on 13 July 2009 on the Linux
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    89
  Kernel mailing list:
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    90
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    91
  \begin{quote}
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    92
  \it{}``I observed in the kernel code (to my disgust), the Linux PIP
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    93
  implementation is a nightmare: extremely heavy weight, involving
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    94
  maintenance of a full wait-for graph, and requiring updates for a
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    95
  range of events, including priority changes and interruptions of
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
    96
  wait operations.''
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    97
  \end{quote}
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    98
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
    99
  \noindent
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   100
  This however means it is useful to look at PIP again from a more
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   101
  abstract level (but still concrete enough to inform an
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   102
  implementation) and makes PIP an ideal candidate for a formal
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   103
  verification. One reason, of course, is that the original
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   104
  presentation of PIP, despite being informally ``proved'' correct, is
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   105
  flawed. Yodaiken \cite{Yodaiken02} points to a subtlety that has
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   106
  been overlooked by Sha et al.
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   107
275
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   108
  But this is too
22b6bd498419 more on intro
urbanc
parents: 274
diff changeset
   109
  simplistic. Consider
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   110
  Priority Inversion problem has been known since 1980
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   111
  \cite{Lampson:Redell:cacm:1980}, but Sha et al.~give the first
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   112
  thorough analysis and present an informal correctness proof for PIP
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   113
  .\footnote{Sha et al.~call it the
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   114
  \emph{Basic Priority Inheritance Protocol}.}
267
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
   115
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   116
   POSIX.4: programming for the real world (Google eBook)
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   117
267
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
   118
  However, there are further subtleties: just lowering the priority 
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
   119
  of the process $L$ to its low priority, as proposed in ???, is 
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
   120
  incorrect.\bigskip
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   121
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   122
  
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   123
274
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   124
  very little on implementations, not to mention implementations informed by 
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   125
  formal correctness proofs.
83b0317370c2 more on intro
urbanc
parents: 273
diff changeset
   126
267
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
   127
  
83fb18cadd2b added two paragraphs to the introduction
urbanc
parents: 266
diff changeset
   128
  \noindent
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   129
  Priority inversion referrers to the phenomena where tasks with higher 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   130
  priority are blocked by ones with lower priority. If priority inversion 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   131
  is not controlled, there will be no guarantee the urgent tasks will be 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   132
  processed in time. As reported in \cite{Reeves-Glenn-1998}, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   133
  priority inversion used to cause software system resets and data lose in 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   134
  JPL's Mars pathfinder project. Therefore, the avoiding, detecting and controlling 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   135
  of priority inversion is a key issue to attain predictability in priority 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   136
  based real-time systems. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   137
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   138
  The priority inversion phenomenon was first published in \cite{Lampson:Redell:cacm:1980}. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   139
  The two protocols widely used to eliminate priority inversion, namely 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   140
  PI (Priority Inheritance) and PCE (Priority Ceiling Emulation), were proposed 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   141
  in \cite{journals/tc/ShaRL90}. PCE is less convenient to use because it requires 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   142
  static analysis of programs. Therefore, PI is more commonly used in 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   143
  practice\cite{locke-july02}. However, as pointed out in the literature, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   144
  the analysis of priority inheritance protocol is quite subtle\cite{yodaiken-july02}. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   145
  A formal analysis will certainly be helpful for us to understand and correctly 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   146
  implement PI. All existing formal analysis of PI
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   147
  \cite{conf/fase/JahierHR09,WellingsBSB07,Faria08} are based on the model checking 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   148
  technology. Because of the state explosion problem, model check 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   149
  is much like an exhaustive testing of finite models with limited size. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   150
  The results obtained can not be safely generalized to models with arbitrarily 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   151
  large size. Worse still, since model checking is fully automatic, it give little 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   152
  insight on why the formal model is correct. It is therefore 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   153
  definitely desirable to analyze PI using theorem proving, which gives 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   154
  more general results as well as deeper insight. And this is the purpose 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   155
  of this paper which gives a formal analysis of PI in the interactive 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   156
  theorem prover Isabelle using Higher Order Logic (HOL). The formalization 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   157
  focuses on on two issues:
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   158
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   159
  \begin{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   160
  \item The correctness of the protocol model itself. A series of desirable properties is 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   161
    derived until we are fully convinced that the formal model of PI does 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   162
    eliminate priority inversion. And a better understanding of PI is so obtained 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   163
    in due course. For example, we find through formalization that the choice of 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   164
    next thread to take hold when a 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   165
    resource is released is irrelevant for the very basic property of PI to hold. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   166
    A point never mentioned in literature. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   167
  \item The correctness of the implementation. A series of properties is derived the meaning 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   168
    of which can be used as guidelines on how PI can be implemented efficiently and correctly. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   169
  \end{enumerate} 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   170
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   171
  The rest of the paper is organized as follows: Section \ref{overview} gives an overview 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   172
  of PI. Section \ref{model} introduces the formal model of PI. Section \ref{general} 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   173
  discusses a series of basic properties of PI. Section \ref{extension} shows formally 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   174
  how priority inversion is controlled by PI. Section \ref{implement} gives properties 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   175
  which can be used for guidelines of implementation. Section \ref{related} discusses 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   176
  related works. Section \ref{conclusion} concludes the whole paper.
265
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   177
273
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   178
  The basic priority inheritance protocol has two problems:
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   179
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   180
  It does not prevent a deadlock from happening in a program with circular lock dependencies.
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   181
  
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   182
  A chain of blocking may be formed; blocking duration can be substantial, though bounded.
039711ba6cf9 slightly more on text
urbanc
parents: 272
diff changeset
   183
265
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   184
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   185
  Contributions
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   186
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   187
  Despite the wide use of Priority Inheritance Protocol in real time operating
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   188
  system, it's correctness has never been formally proved and mechanically checked. 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   189
  All existing verification are based on model checking technology. Full automatic
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   190
  verification gives little help to understand why the protocol is correct. 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   191
  And results such obtained only apply to models of limited size. 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   192
  This paper presents a formal verification based on theorem proving. 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   193
  Machine checked formal proof does help to get deeper understanding. We found 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   194
  the fact which is not mentioned in the literature, that the choice of next 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   195
  thread to take over when an critical resource is release does not affect the correctness
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   196
  of the protocol. The paper also shows how formal proof can help to construct 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   197
  correct and efficient implementation.\bigskip 
993068ce745f changed abstract, intro and IsaMakefile
urbanc
parents: 264
diff changeset
   198
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   199
*}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   200
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   201
section {* An overview of priority inversion and priority inheritance \label{overview} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   202
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   203
text {*
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   204
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   205
  Priority inversion refers to the phenomenon when a thread with high priority is blocked 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   206
  by a thread with low priority. Priority happens when the high priority thread requests 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   207
  for some critical resource already taken by the low priority thread. Since the high 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   208
  priority thread has to wait for the low priority thread to complete, it is said to be 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   209
  blocked by the low priority thread. Priority inversion might prevent high priority 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   210
  thread from fulfill its task in time if the duration of priority inversion is indefinite 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   211
  and unpredictable. Indefinite priority inversion happens when indefinite number 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   212
  of threads with medium priorities is activated during the period when the high 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   213
  priority thread is blocked by the low priority thread. Although these medium 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   214
  priority threads can not preempt the high priority thread directly, they are able 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   215
  to preempt the low priority threads and cause it to stay in critical section for 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   216
  an indefinite long duration. In this way, the high priority thread may be blocked indefinitely. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   217
  
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   218
  Priority inheritance is one protocol proposed to avoid indefinite priority inversion. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   219
  The basic idea is to let the high priority thread donate its priority to the low priority 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   220
  thread holding the critical resource, so that it will not be preempted by medium priority 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   221
  threads. The thread with highest priority will not be blocked unless it is requesting 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   222
  some critical resource already taken by other threads. Viewed from a different angle, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   223
  any thread which is able to block the highest priority threads must already hold some 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   224
  critical resource. Further more, it must have hold some critical resource at the 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   225
  moment the highest priority is created, otherwise, it may never get change to run and 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   226
  get hold. Since the number of such resource holding lower priority threads is finite, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   227
  if every one of them finishes with its own critical section in a definite duration, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   228
  the duration the highest priority thread is blocked is definite as well. The key to 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   229
  guarantee lower priority threads to finish in definite is to donate them the highest 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   230
  priority. In such cases, the lower priority threads is said to have inherited the 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   231
  highest priority. And this explains the name of the protocol: 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   232
  {\em Priority Inheritance} and how Priority Inheritance prevents indefinite delay.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   233
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   234
  The objectives of this paper are:
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   235
  \begin{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   236
  \item Build the above mentioned idea into formal model and prove a series of properties 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   237
    until we are convinced that the formal model does fulfill the original idea. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   238
  \item Show how formally derived properties can be used as guidelines for correct 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   239
    and efficient implementation.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   240
  \end{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   241
  The proof is totally formal in the sense that every detail is reduced to the 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   242
  very first principles of Higher Order Logic. The nature of interactive theorem 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   243
  proving is for the human user to persuade computer program to accept its arguments. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   244
  A clear and simple understanding of the problem at hand is both a prerequisite and a 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   245
  byproduct of such an effort, because everything has finally be reduced to the very 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   246
  first principle to be checked mechanically. The former intuitive explanation of 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   247
  Priority Inheritance is just such a byproduct. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   248
  *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   249
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   250
section {* Formal model of Priority Inheritance \label{model} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   251
text {*
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   252
  \input{../../generated/PrioGDef}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   253
*}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   254
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   255
section {* General properties of Priority Inheritance \label{general} *}
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   256
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   257
text {*
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   258
  The following are several very basic prioprites:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   259
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   260
  \item All runing threads must be ready (@{text "runing_ready"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   261
          @{thm[display] "runing_ready"}  
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   262
  \item All ready threads must be living (@{text "readys_threads"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   263
          @{thm[display] "readys_threads"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   264
  \item There are finite many living threads at any moment (@{text "finite_threads"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   265
          @{thm[display] "finite_threads"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   266
  \item Every waiting queue does not contain duplcated elements (@{text "wq_distinct"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   267
          @{thm[display] "wq_distinct"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   268
  \item All threads in waiting queues are living threads (@{text "wq_threads"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   269
          @{thm[display] "wq_threads"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   270
  \item The event which can get a thread into waiting queue must be @{term "P"}-events
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   271
         (@{text "block_pre"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   272
          @{thm[display] "block_pre"}   
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   273
  \item A thread may never wait for two different critical resources
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   274
         (@{text "waiting_unique"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   275
          @{thm[display] waiting_unique[of _ _ "cs\<^isub>1" "cs\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   276
  \item Every resource can only be held by one thread
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   277
         (@{text "held_unique"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   278
          @{thm[display] held_unique[of _ "th\<^isub>1" _ "th\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   279
  \item Every living thread has an unique precedence
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   280
         (@{text "preced_unique"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   281
          @{thm[display] preced_unique[of "th\<^isub>1" _ "th\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   282
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   283
*}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   284
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   285
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   286
  The following lemmas show how RAG is changed with the execution of events:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   287
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   288
  \item Execution of @{term "Set"} does not change RAG (@{text "depend_set_unchanged"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   289
    @{thm[display] depend_set_unchanged}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   290
  \item Execution of @{term "Create"} does not change RAG (@{text "depend_create_unchanged"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   291
    @{thm[display] depend_create_unchanged}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   292
  \item Execution of @{term "Exit"} does not change RAG (@{text "depend_exit_unchanged"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   293
    @{thm[display] depend_exit_unchanged}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   294
  \item Execution of @{term "P"} (@{text "step_depend_p"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   295
    @{thm[display] step_depend_p}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   296
  \item Execution of @{term "V"} (@{text "step_depend_v"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   297
    @{thm[display] step_depend_v}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   298
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   299
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   300
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   301
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   302
  These properties are used to derive the following important results about RAG:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   303
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   304
  \item RAG is loop free (@{text "acyclic_depend"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   305
  @{thm [display] acyclic_depend}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   306
  \item RAGs are finite (@{text "finite_depend"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   307
  @{thm [display] finite_depend}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   308
  \item Reverse paths in RAG are well founded (@{text "wf_dep_converse"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   309
  @{thm [display] wf_dep_converse}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   310
  \item The dependence relation represented by RAG has a tree structure (@{text "unique_depend"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   311
  @{thm [display] unique_depend[of _ _ "n\<^isub>1" "n\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   312
  \item All threads in RAG are living threads 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   313
    (@{text "dm_depend_threads"} and @{text "range_in"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   314
    @{thm [display] dm_depend_threads range_in}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   315
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   316
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   317
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   318
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   319
  The following lemmas show how every node in RAG can be chased to ready threads:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   320
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   321
  \item Every node in RAG can be chased to a ready thread (@{text "chain_building"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   322
    @{thm [display] chain_building[rule_format]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   323
  \item The ready thread chased to is unique (@{text "dchain_unique"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   324
    @{thm [display] dchain_unique[of _ _ "th\<^isub>1" "th\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   325
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   326
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   327
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   328
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   329
  Properties about @{term "next_th"}:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   330
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   331
  \item The thread taking over is different from the thread which is releasing
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   332
  (@{text "next_th_neq"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   333
  @{thm [display] next_th_neq}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   334
  \item The thread taking over is unique
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   335
  (@{text "next_th_unique"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   336
  @{thm [display] next_th_unique[of _ _ _ "th\<^isub>1" "th\<^isub>2"]}  
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   337
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   338
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   339
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   340
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   341
  Some deeper results about the system:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   342
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   343
  \item There can only be one running thread (@{text "runing_unique"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   344
  @{thm [display] runing_unique[of _ "th\<^isub>1" "th\<^isub>2"]}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   345
  \item The maximum of @{term "cp"} and @{term "preced"} are equal (@{text "max_cp_eq"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   346
  @{thm [display] max_cp_eq}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   347
  \item There must be one ready thread having the max @{term "cp"}-value 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   348
  (@{text "max_cp_readys_threads"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   349
  @{thm [display] max_cp_readys_threads}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   350
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   351
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   352
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   353
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   354
  The relationship between the count of @{text "P"} and @{text "V"} and the number of 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   355
  critical resources held by a thread is given as follows:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   356
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   357
  \item The @{term "V"}-operation decreases the number of critical resources 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   358
    one thread holds (@{text "cntCS_v_dec"})
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   359
     @{thm [display]  cntCS_v_dec}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   360
  \item The number of @{text "V"} never exceeds the number of @{text "P"} 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   361
    (@{text "cnp_cnv_cncs"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   362
    @{thm [display]  cnp_cnv_cncs}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   363
  \item The number of @{text "V"} equals the number of @{text "P"} when 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   364
    the relevant thread is not living:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   365
    (@{text "cnp_cnv_eq"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   366
    @{thm [display]  cnp_cnv_eq}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   367
  \item When a thread is not living, it does not hold any critical resource 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   368
    (@{text "not_thread_holdents"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   369
    @{thm [display] not_thread_holdents}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   370
  \item When the number of @{text "P"} equals the number of @{text "V"}, the relevant 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   371
    thread does not hold any critical resource, therefore no thread can depend on it
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   372
    (@{text "count_eq_dependents"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   373
    @{thm [display] count_eq_dependents}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   374
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   375
  *}
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   376
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   377
section {* Key properties \label{extension} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   378
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   379
(*<*)
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   380
context extend_highest_gen
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   381
begin
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   382
(*>*)
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   383
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   384
text {*
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   385
  The essential of {\em Priority Inheritance} is to avoid indefinite priority inversion. For this 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   386
  purpose, we need to investigate what happens after one thread takes the highest precedence. 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   387
  A locale is used to describe such a situation, which assumes:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   388
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   389
  \item @{term "s"} is a valid state (@{text "vt_s"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   390
    @{thm  vt_s}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   391
  \item @{term "th"} is a living thread in @{term "s"} (@{text "threads_s"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   392
    @{thm threads_s}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   393
  \item @{term "th"} has the highest precedence in @{term "s"} (@{text "highest"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   394
    @{thm highest}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   395
  \item The precedence of @{term "th"} is @{term "Prc prio tm"} (@{text "preced_th"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   396
    @{thm preced_th}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   397
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   398
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   399
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   400
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   401
  Under these assumptions, some basic priority can be derived for @{term "th"}:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   402
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   403
  \item The current precedence of @{term "th"} equals its own precedence (@{text "eq_cp_s_th"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   404
    @{thm [display] eq_cp_s_th}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   405
  \item The current precedence of @{term "th"} is the highest precedence in 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   406
    the system (@{text "highest_cp_preced"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   407
    @{thm [display] highest_cp_preced}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   408
  \item The precedence of @{term "th"} is the highest precedence 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   409
    in the system (@{text "highest_preced_thread"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   410
    @{thm [display] highest_preced_thread}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   411
  \item The current precedence of @{term "th"} is the highest current precedence 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   412
    in the system (@{text "highest'"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   413
    @{thm [display] highest'}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   414
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   415
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   416
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   417
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   418
  To analysis what happens after state @{term "s"} a sub-locale is defined, which 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   419
  assumes:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   420
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   421
  \item @{term "t"} is a valid extension of @{term "s"} (@{text "vt_t"}): @{thm vt_t}.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   422
  \item Any thread created in @{term "t"} has priority no higher than @{term "prio"}, therefore
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   423
    its precedence can not be higher than @{term "th"},  therefore
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   424
    @{term "th"} remain to be the one with the highest precedence
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   425
    (@{text "create_low"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   426
    @{thm [display] create_low}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   427
  \item Any adjustment of priority in 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   428
    @{term "t"} does not happen to @{term "th"} and 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   429
    the priority set is no higher than @{term "prio"}, therefore
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   430
    @{term "th"} remain to be the one with the highest precedence (@{text "set_diff_low"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   431
    @{thm [display] set_diff_low}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   432
  \item Since we are investigating what happens to @{term "th"}, it is assumed 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   433
    @{term "th"} does not exit during @{term "t"} (@{text "exit_diff"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   434
    @{thm [display] exit_diff}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   435
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   436
*}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   437
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   438
text {* \noindent
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   439
  All these assumptions are put into a predicate @{term "extend_highest_gen"}. 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   440
  It can be proved that @{term "extend_highest_gen"} holds 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   441
  for any moment @{text "i"} in it @{term "t"} (@{text "red_moment"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   442
  @{thm [display] red_moment}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   443
  
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   444
  From this, an induction principle can be derived for @{text "t"}, so that 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   445
  properties already derived for @{term "t"} can be applied to any prefix 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   446
  of @{text "t"} in the proof of new properties 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   447
  about @{term "t"} (@{text "ind"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   448
  \begin{center}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   449
  @{thm[display] ind}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   450
  \end{center}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   451
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   452
  The following properties can be proved about @{term "th"} in @{term "t"}:
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   453
  \begin{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   454
  \item In @{term "t"}, thread @{term "th"} is kept live and its 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   455
    precedence is preserved as well
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   456
    (@{text "th_kept"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   457
    @{thm [display] th_kept}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   458
  \item In @{term "t"}, thread @{term "th"}'s precedence is always the maximum among 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   459
    all living threads
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   460
    (@{text "max_preced"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   461
    @{thm [display] max_preced}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   462
  \item In @{term "t"}, thread @{term "th"}'s current precedence is always the maximum precedence
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   463
    among all living threads
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   464
    (@{text "th_cp_max_preced"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   465
    @{thm [display] th_cp_max_preced}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   466
  \item In @{term "t"}, thread @{term "th"}'s current precedence is always the maximum current 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   467
    precedence among all living threads
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   468
    (@{text "th_cp_max"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   469
    @{thm [display] th_cp_max}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   470
  \item In @{term "t"}, thread @{term "th"}'s current precedence equals its precedence at moment 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   471
    @{term "s"}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   472
    (@{text "th_cp_preced"}): 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   473
    @{thm [display] th_cp_preced}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   474
  \end{enumerate}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   475
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   476
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   477
text {* \noindent
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   478
  The main theorem of this part is to characterizing the running thread during @{term "t"} 
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   479
  (@{text "runing_inversion_2"}):
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   480
  @{thm [display] runing_inversion_2}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   481
  According to this, if a thread is running, it is either @{term "th"} or was
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   482
  already live and held some resource 
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   483
  at moment @{text "s"} (expressed by: @{text "cntV s th' < cntP s th'"}).
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   484
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   485
  Since there are only finite many threads live and holding some resource at any moment,
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   486
  if every such thread can release all its resources in finite duration, then after finite
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   487
  duration, none of them may block @{term "th"} anymore. So, no priority inversion may happen
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   488
  then.
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   489
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   490
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   491
(*<*)
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   492
end
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   493
(*>*)
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   494
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   495
section {* Properties to guide implementation \label{implement} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   496
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   497
text {*
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   498
  The properties (especially @{text "runing_inversion_2"}) convinced us that the model defined 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   499
  in Section \ref{model} does prevent indefinite priority inversion and therefore fulfills 
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   500
  the fundamental requirement of Priority Inheritance protocol. Another purpose of this paper 
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   501
  is to show how this model can be used to guide a concrete implementation. As discussed in
276
a821434474c9 more on intro
urbanc
parents: 275
diff changeset
   502
  Section 5.6.5 of \cite{Vahalia96}, the implementation of Priority Inheritance in Solaris 
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   503
  uses sophisticated linking data structure. Except discussing two scenarios to show how
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   504
  the data structure should be manipulated, a lot of details of the implementation are missing. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   505
  In \cite{Faria08,conf/fase/JahierHR09,WellingsBSB07} the protocol is described formally 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   506
  using different notations, but little information is given on how this protocol can be 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   507
  implemented efficiently, especially there is no information on how these data structure 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   508
  should be manipulated. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   509
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   510
  Because the scheduling of threads is based on current precedence, 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   511
  the central issue in implementation of Priority Inheritance is how to compute the precedence
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   512
  correctly and efficiently. As long as the precedence is correct, it is very easy to 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   513
  modify the scheduling algorithm to select the correct thread to execute. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   514
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   515
  First, it can be proved that the computation of current precedence @{term "cp"} of a threads
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   516
  only involves its children (@{text "cp_rec"}):
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   517
  @{thm [display] cp_rec} 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   518
  where @{term "children s th"} represents the set of children of @{term "th"} in the current
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   519
  RAG: 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   520
  \[
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   521
  @{thm (lhs) children_def} @{text "\<equiv>"} @{thm (rhs) children_def}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   522
  \]
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   523
  where the definition of @{term "child"} is: 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   524
  \[ @{thm (lhs) child_def} @{text "\<equiv>"}  @{thm (rhs) child_def}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   525
  \]
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   526
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   527
  The aim of this section is to fill the missing details of how current precedence should
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   528
  be changed with the happening of events, with each event type treated by one subsection,
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   529
  where the computation of @{term "cp"} uses lemma @{text "cp_rec"}.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   530
  *}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   531
 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   532
subsection {* Event @{text "Set th prio"} *}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   533
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   534
(*<*)
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   535
context step_set_cps
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   536
begin
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   537
(*>*)
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   538
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   539
text {*
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   540
  The context under which event @{text "Set th prio"} happens is formalized as follows:
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   541
  \begin{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   542
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   543
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   544
      event @{text "Set th prio"} is eligible to happen under state @{term "s'"} and
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   545
      state @{term "s'"} is a valid state.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   546
  \end{enumerate}
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   547
  *}
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   548
266
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   549
text {* \noindent
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   550
  Under such a context, we investigated how the current precedence @{term "cp"} of 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   551
  threads change from state @{term "s'"} to @{term "s"} and obtained the following
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   552
  conclusions:
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   553
  \begin{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   554
  %% \item The RAG does not change (@{text "eq_dep"}): @{thm "eq_dep"}.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   555
  \item All threads with no dependence relation with thread @{term "th"} have their
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   556
    @{term "cp"}-value unchanged (@{text "eq_cp"}):
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   557
    @{thm [display] eq_cp}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   558
    This lemma implies the @{term "cp"}-value of @{term "th"}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   559
    and those threads which have a dependence relation with @{term "th"} might need
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   560
    to be recomputed. The way to do this is to start from @{term "th"} 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   561
    and follow the @{term "depend"}-chain to recompute the @{term "cp"}-value of every 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   562
    encountered thread using lemma @{text "cp_rec"}. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   563
    Since the @{term "depend"}-relation is loop free, this procedure 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   564
    can always stop. The the following lemma shows this procedure actually could stop earlier.
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   565
  \item The following two lemma shows, if a thread the re-computation of which
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   566
    gives an unchanged @{term "cp"}-value, the procedure described above can stop. 
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   567
    \begin{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   568
      \item Lemma @{text "eq_up_self"} shows if the re-computation of
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   569
        @{term "th"}'s @{term "cp"} gives the same result, the procedure can stop:
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   570
        @{thm [display] eq_up_self}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   571
      \item Lemma @{text "eq_up"}) shows if the re-computation at intermediate threads
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   572
        gives unchanged result, the procedure can stop:
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   573
        @{thm [display] eq_up}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   574
  \end{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   575
  \end{enumerate}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   576
  *}
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   577
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   578
(*<*)
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   579
end
800b0e3b4204 More explanations added by XY.
zhang
parents: 265
diff changeset
   580
(*>*)
264
24199eb2c423 Newer version.
zhang
parents: 262
diff changeset
   581
272
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   582
subsection {* Event @{text "V th cs"} *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   583
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   584
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   585
context step_v_cps_nt
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   586
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   587
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   588
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   589
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   590
  The context under which event @{text "V th cs"} happens is formalized as follows:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   591
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   592
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   593
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   594
      event @{text "V th cs"} is eligible to happen under state @{term "s'"} and
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   595
      state @{term "s'"} is a valid state.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   596
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   597
  *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   598
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   599
text {* \noindent
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   600
  Under such a context, we investigated how the current precedence @{term "cp"} of 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   601
  threads change from state @{term "s'"} to @{term "s"}. 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   602
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   603
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   604
  Two subcases are considerted, 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   605
  where the first is that there exits @{term "th'"} 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   606
  such that 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   607
  @{thm [display] nt} 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   608
  holds, which means there exists a thread @{term "th'"} to take over
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   609
  the resource release by thread @{term "th"}. 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   610
  In this sub-case, the following results are obtained:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   611
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   612
  \item The change of RAG is given by lemma @{text "depend_s"}: 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   613
  @{thm [display] "depend_s"}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   614
  which shows two edges are removed while one is added. These changes imply how
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   615
  the current precedences should be re-computed.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   616
  \item First all threads different from @{term "th"} and @{term "th'"} have their
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   617
  @{term "cp"}-value kept, therefore do not need a re-computation
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   618
  (@{text "cp_kept"}): @{thm [display] cp_kept}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   619
  This lemma also implies, only the @{term "cp"}-values of @{term "th"} and @{term "th'"}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   620
  need to be recomputed.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   621
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   622
  *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   623
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   624
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   625
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   626
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   627
context step_v_cps_nnt
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   628
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   629
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   630
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   631
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   632
  The other sub-case is when for all @{text "th'"}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   633
  @{thm [display] nnt}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   634
  holds, no such thread exists. The following results can be obtained for this 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   635
  sub-case:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   636
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   637
  \item The change of RAG is given by lemma @{text "depend_s"}:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   638
  @{thm [display] depend_s}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   639
  which means only one edge is removed.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   640
  \item In this case, no re-computation is needed (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   641
  @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   642
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   643
  *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   644
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   645
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   646
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   647
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   648
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   649
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   650
subsection {* Event @{text "P th cs"} *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   651
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   652
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   653
context step_P_cps_e
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   654
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   655
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   656
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   657
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   658
  The context under which event @{text "P th cs"} happens is formalized as follows:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   659
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   660
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   661
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   662
      event @{text "P th cs"} is eligible to happen under state @{term "s'"} and
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   663
      state @{term "s'"} is a valid state.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   664
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   665
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   666
  This case is further divided into two sub-cases. The first is when @{thm ee} holds.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   667
  The following results can be obtained:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   668
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   669
  \item One edge is added to the RAG (@{text "depend_s"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   670
    @{thm [display] depend_s}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   671
  \item No re-computation is needed (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   672
    @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   673
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   674
*}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   675
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   676
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   677
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   678
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   679
context step_P_cps_ne
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   680
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   681
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   682
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   683
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   684
  The second is when @{thm ne} holds.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   685
  The following results can be obtained:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   686
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   687
  \item One edge is added to the RAG (@{text "depend_s"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   688
    @{thm [display] depend_s}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   689
  \item Threads with no dependence relation with @{term "th"} do not need a re-computation
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   690
    of their @{term "cp"}-values (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   691
    @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   692
    This lemma implies all threads with a dependence relation with @{term "th"} may need 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   693
    re-computation.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   694
  \item Similar to the case of @{term "Set"}, the computation procedure could stop earlier
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   695
    (@{text "eq_up"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   696
    @{thm [display] eq_up}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   697
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   698
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   699
  *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   700
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   701
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   702
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   703
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   704
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   705
subsection {* Event @{text "Create th prio"} *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   706
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   707
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   708
context step_create_cps
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   709
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   710
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   711
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   712
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   713
  The context under which event @{text "Create th prio"} happens is formalized as follows:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   714
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   715
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   716
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   717
      event @{text "Create th prio"} is eligible to happen under state @{term "s'"} and
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   718
      state @{term "s'"} is a valid state.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   719
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   720
  The following results can be obtained under this context:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   721
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   722
  \item The RAG does not change (@{text "eq_dep"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   723
    @{thm [display] eq_dep}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   724
  \item All threads other than @{term "th"} do not need re-computation (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   725
    @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   726
  \item The @{term "cp"}-value of @{term "th"} equals its precedence 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   727
    (@{text "eq_cp_th"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   728
    @{thm [display] eq_cp_th}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   729
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   730
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   731
*}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   732
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   733
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   734
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   735
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   736
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   737
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   738
subsection {* Event @{text "Exit th"} *}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   739
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   740
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   741
context step_exit_cps
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   742
begin
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   743
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   744
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   745
text {*
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   746
  The context under which event @{text "Exit th"} happens is formalized as follows:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   747
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   748
    \item The formation of @{term "s"} (@{text "s_def"}): @{thm s_def}.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   749
    \item State @{term "s"} is a valid state (@{text "vt_s"}): @{thm vt_s}. This implies 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   750
      event @{text "Exit th"} is eligible to happen under state @{term "s'"} and
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   751
      state @{term "s'"} is a valid state.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   752
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   753
  The following results can be obtained under this context:
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   754
  \begin{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   755
  \item The RAG does not change (@{text "eq_dep"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   756
    @{thm [display] eq_dep}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   757
  \item All threads other than @{term "th"} do not need re-computation (@{text "eq_cp"}):
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   758
    @{thm [display] eq_cp}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   759
  \end{enumerate}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   760
  Since @{term th} does not live in state @{term "s"}, there is no need to compute 
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   761
  its @{term cp}-value.
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   762
*}
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   763
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   764
(*<*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   765
end
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   766
(*>*)
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   767
ee4611c1e13c All comments added.
zhang
parents: 271
diff changeset
   768
262
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   769
section {* Related works \label{related} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   770
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   771
text {*
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   772
  \begin{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   773
  \item {\em Integrating Priority Inheritance Algorithms in the Real-Time Specification for Java}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   774
    \cite{WellingsBSB07} models and verifies the combination of Priority Inheritance (PI) and 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   775
    Priority Ceiling Emulation (PCE) protocols in the setting of Java virtual machine 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   776
    using extended Timed Automata(TA) formalism of the UPPAAL tool. Although a detailed 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   777
    formal model of combined PI and PCE is given, the number of properties is quite 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   778
    small and the focus is put on the harmonious working of PI and PCE. Most key features of PI 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   779
    (as well as PCE) are not shown. Because of the limitation of the model checking technique
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   780
    used there, properties are shown only for a small number of scenarios. Therefore, 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   781
    the verification does not show the correctness of the formal model itself in a 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   782
    convincing way.  
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   783
  \item {\em Formal Development of Solutions for Real-Time Operating Systems with TLA+/TLC}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   784
    \cite{Faria08}. A formal model of PI is given in TLA+. Only 3 properties are shown 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   785
    for PI using model checking. The limitation of model checking is intrinsic to the work.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   786
  \item {\em Synchronous modeling and validation of priority inheritance schedulers}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   787
    \cite{conf/fase/JahierHR09}. Gives a formal model
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   788
    of PI and PCE in AADL (Architecture Analysis \& Design Language) and checked 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   789
    several properties using model checking. The number of properties shown there is 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   790
    less than here and the scale is also limited by the model checking technique. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   791
  \item {\em The Priority Ceiling Protocol: Formalization and Analysis Using PVS}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   792
    \cite{dutertre99b}. Formalized another protocol for Priority Inversion in the 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   793
    interactive theorem proving system PVS.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   794
\end{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   795
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   796
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   797
  There are several works on inversion avoidance:
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   798
  \begin{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   799
  \item {\em Solving the group priority inversion problem in a timed asynchronous system}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   800
    \cite{Wang:2002:SGP}. The notion of Group Priority Inversion is introduced. The main 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   801
    strategy is still inversion avoidance. The method is by reordering requests 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   802
    in the setting of Client-Server.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   803
  \item {\em A Formalization of Priority Inversion} \cite{journals/rts/BabaogluMS93}. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   804
    Formalized the notion of Priority 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   805
    Inversion and proposes methods to avoid it. 
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   806
  \end{enumerate}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   807
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   808
  {\em Examples of inaccurate specification of the protocol ???}.
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   809
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   810
*}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   811
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   812
section {* Conclusions \label{conclusion} *}
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   813
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   814
(*<*)
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   815
end
4190df6f4488 initial version of the PIP formalisation
urbanc
parents:
diff changeset
   816
(*>*)